# **MSM6599B**

## 80-DOT SEGMENT DRIVER

# **GENERAL DESCRIPTION**

The MSM6599B is a dot matrix LCD segment driver LSI which consists of two 80-bit latches, an 80-bit level shifter and an 80-bit 4-level driver.

It latches the 4-bit parallel display data transferred from a microcomputer or LCD controller LSI, then outputs the LCD driving waveform to the LCD.

# FEATURES

- Supply voltage : 4.5 to 5.5 V
- LCD driving voltage : 18 to 28 V
- Applicable LCD duty : 1/64 to 1/256
- LCD output
- Because of 4-bit parallel transfers, the transfer speed is 1/4 that of conventional serial transfer, insuring low power consumption.
- Applicable common driver : MSM6698 (80 outputs)

: 80

 Package options: 100-pin plastic QFP (QFP100-P-1420-0.65-K) (Product name : MSM6599B GS-K) 100-pin plastic QFP(QFP100-P-1420-0.65-BK) (Product name : MSM6599B GS-BK)

# **BLOCK DIAGRAM**



## **PIN CONFIGURATION (TOP VIEW)**



NC : No connection

**100-Pin Plastic QFP** 

# ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage (1)	V <sub>DD</sub>	Ta = 25°C	-0.3 to +6.5	V
Supply Voltage (2)	V <sub>DD</sub> -V <sub>EE</sub> *1	Ta = 25°C	0 to 32	V
Input Voltage	VI	Ta = 25°C	-0.3 to V <sub>DD</sub> + 0.3	V
Storage Temperature	T <sub>STG</sub>	_	-55 to +150	°C

\*1  $V_{DD} \ge V_1 > V_3 > V_4 > V_{EE}$ 

# **RECOMMENDED OPRATING CONDITIONS**

Parameter	Symbol	Condition	Range	Unit
Supply Voltage (1)	V <sub>DD</sub>	—	4.5 to 5.5	V
Supply Voltage (2)	V <sub>DD</sub> – V <sub>EE</sub> *1	—	18 to 28	V
Operating Temperature	T <sub>op</sub>		-20 to +75	°C

\*1  $V_{DD} \ge V_1 > V_3 > V_4 > V_{EE}$ 

# **ELECTRICAL CHARACTERISTICS**

#### **DC Characteristics**

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" Input Voltage	V <sub>IH</sub> *1	—	$0.7V_{DD}$	—	V <sub>DD</sub>	V
"L" Input Voltage	V <sub>IL</sub> *1	—	V <sub>SS</sub>	—	0.3V <sub>DD</sub>	V
"H" Input Current	I <sub>IH</sub> *1	$V_I = V_{DD}, V_{DD} = 5.5V$	—	—	1	μA
"L" Input Current	I <sub>IL</sub> *1	$V_{I} = 0V, V_{DD} = 5.5V$	_	_	-1	μA
"H" Output Voltage	V <sub>0H</sub> *2	$I_0 = -0.2 \text{mA}, V_{DD} = 4.5 \text{V}$	V <sub>DD</sub> -0.4	—	—	V
"L" Output Voltage	V <sub>0L</sub> *2	$I_0 = 0.2 m A, V_{DD} = 4.5 V$	_	_	0.4	V
ON Resistance	R <sub>on</sub> *4	$\label{eq:VDD} \begin{array}{l} V_{DD} {-} V_{EE} = 25V, & {}^{*}3\\ { } V_{N} {-} V_{0} { } = 0.25V & V_{DD} = 4.5V \end{array}$	_	1.5	3.0	kΩ
Standby Current	I <sub>DDSBY</sub>	$f_{CP} = 6.0 \text{ MHz}, V_{DD} = 5.5 \text{V}$ $V_{DD} - V_{EE} = 25 \text{V}, \text{ No load}$ *5	_	—	300	μΑ
Supply Current (1)	I <sub>DD1</sub>	$f_{CP} = 6.0 \text{ MHz}, V_{DD} = 5.5 \text{V}$ $V_{DD} - V_{EE} = 25 \text{V}, \text{ No load}$ *6	_	—	1.5 1.0	mA
Supply Current (2)	Iv	$\label{eq:f_CP} \begin{split} f_{CP} &= 6.0 \text{ MHz},  \text{V}_{DD} = 5.5 \text{V} \\ \text{V}_{DD} &= \text{V}_{EE} = 25 \text{V}, \text{ No load} \end{split} \qquad \  \  \  \  \  \  \  \  \  \  \  \  \$	_	_	100	μΑ
Input Capacitance	CI	<i>f</i> = 1 MHz		5	_	pF

- \*1 Applicable to LOAD, CP,  $D_0$  to  $D_3$ ,  $\overline{E_I}$ , DF,  $\overline{\text{DISPOFF}}$ , SHL.
- \*2 Applicable to  $\overline{E_O}$ .

\*3  $V_N = V_1$  to  $V_{EE} V_4 = 14/16 (V_{DD}-V_{EE}), V_3 = 2/16 (V_{DD}-V_{EE}), V_{DD} = V_1$ .

- \*4 Applicable to  $O_1$  to  $O_{80}$ .
- \*5 Display Data 1010  $f_{DF}$  = 45 Hz, current from  $V_{DD}$  to  $V_{SS}$  when the display data is not being processed.
- \*6 Display Data 1010  $f_{DF} = 45$  Hz, current ( $V_{DD}$  side current) from  $V_{DD}$  to  $V_{SS}$  and  $V_{EE}$ , and current ( $V_{EE}$  side current) from  $V_{DD}$  to  $V_{EE}$  when the display data is

being processed. 
$$V_{EE}$$
  $V_{DD}$ 

\*7 Display Data 1010  $f_{DF} = 45$  Hz,  $f_{LOAD} = 20$  kHz, current on V<sub>1</sub>, V<sub>3</sub> and V<sub>4</sub>.

			$(V_{DD} = 5V \pm 10\%. Ta = -20 \text{ to } +75\%)$			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Clock Frequency	fср	DUTY = 50%	—		6.5	MHz
Clock Pulse Width	t <sub>W1</sub>	—	56			ns
Load Pulse Width	t <sub>W2</sub>	—	70			ns
Rise/Fall Time	t <sub>r</sub> , t <sub>f</sub>	—	—		20	ns
Data Setup Time	t <sub>DSU</sub>	—	50		_	ns
Data Hold Time	t <sub>DHD</sub>	—	50		_	ns
Load Setup Time	t <sub>LSU</sub>	—	80			ns
Load-to-Clock Time	t <sub>LC</sub>	—	80		—	ns
Propagation Delay Time	t <sub>PLH</sub> , t <sub>PHL</sub>	CL=15pF	_	_	236	ns
E <sub>I</sub> Setup Time	t <sub>ESU</sub>		50	_	_	ns

#### **Switching Characteristics**

Note: When display control by the  $\overline{\text{DISPOFF}}$  pin is performed, the rise and fall time must be  $\leq 1 \mu s$ .



## FUNCTIONAL DESCRIPTION

#### **Pin Functional Description**

# • $\overline{E_{I}}, \overline{E_{O}}$

These are enable pins. When a cascade connection is required, set the first MSM6599B's  $\overline{E_I}$  pin at "L" level and connect  $\overline{E_O}$  pin to the next MSM6599B's  $\overline{E_I}$  pin. When a single MSM6599B is used,  $\overline{E_I}$  should be set at "L" level.

#### • CP

Clock input pin for display data input. Data is clocked in the latch (I) at the falling edge of the clock pulse. The clock pulse from this pin is active when the enable F/F is set, and inactive when it is not set.

#### • LOAD

Input pin to latch the display data of one line stored in the latch (I). The latch (I) data is transferred to the latch (II) at the falling edge. At this time, the control circuit to save the power is reset and the display data of the next line can be stored.

#### • DF

Synchronous signal input pin for alternate signal for LCD driving . Frame inversion signal is input to this pin.

#### • V<sub>DD</sub>, V<sub>SS</sub>

Power supply pins of the MSM6599B.  $V_{\rm DD}$  is generally set to 4.5V to 5.5V.  $V_{\rm SS}$  is the GND pin, which is set to 0V.

## • D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub>

Display data input pins for the 80-bit latch (I). The display data is input at the falling edge of clock pulse. Table 1 shows the relationship between display data, DF, LCD driver output, and display.

Display Data	DF	LCD Driver Output	Display
L	L	Non-select level (V <sub>3</sub> )	OFF
Н	L	Select level (V <sub>1</sub> )	ON
L	Н	Non-select level (V <sub>4</sub> )	OFF
Н	Н	Select level (V <sub>EE</sub> )	ON

#### Table 1

#### SHL

Input pin to select the loading direction of display data. Set this pin to "H" or "L" level during power-on. Table 2 shows the relationship between shift direction of data ( $D_0$  to  $D_3$ ) and driver output ( $O_1$  to  $O_{80}$ ).

SHL	Direction of Data Loading			
L	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			
Н	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\rightarrow 0_2$		
	▲ Last Data	First Data		

Table 2

## • V<sub>1</sub>, V<sub>3</sub>, V<sub>4</sub>, V<sub>EE</sub>

Bias supply voltage pins used to drive the LCD. Use an external bias voltage supply for driving the LCD

## • O<sub>1</sub> - O<sub>80</sub>

Output pins for the 4-level driver that directly correspond to each bit of the 80-bit latch (II) contents. One of  $V_1$ ,  $V_3$ ,  $V_4$  and  $V_{EE}$  is selected and output by a combination of latched content and DF signals. See the "Truth Table". Connect this output to the segment side of the LCD.

## DISP OFF

Input pin to control  $O_1$  to  $O_{80}$  outputs. The  $V_1$  level is output from  $O_1$  to  $O_{80}$  pins regardless of the display data during "L" level input. See the "Truth Table".

## **Truth Table**

DF	Latch Data	DISPOFF	Driver Output (O <sub>1</sub> to O <sub>80</sub> )
L	L	Н	V <sub>3</sub>
L	Н	Н	V <sub>1</sub>
Н	L	Н	V <sub>4</sub>
Н	Н	Н	V <sub>EE</sub>
Х	X	L	V <sub>1</sub>

X : Don't Care

## NOTES ON USE

Precautions when turning power ON/OFF:

The LCD drivers of this IC require a high voltage. For this reason, if a high voltage is applied to the LCD drivers with the logic power supply floating, excess current flows. This may damage the IC.

Be sure to follow the sequence below when turning the power ON or OFF.

Power ON : Logic circuits ON  $\rightarrow$  LCD drivers ON, or both ON at a time

Power OFF : LCD drivers OFF  $\rightarrow$  logic circuits OFF, or both OFF at a time

# PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).