OKI Semiconductor

MSM5299A

80-DOT LCD SEGMENT DRIVER

GENERAL DESCRIPTION

The MSM5299A is a dot matrix LCD segment driver LSI which is fabricated using CMOS low power metal gate technology. This LSI consists of an 80-bit bidirectional shift register, 80-bit latch, 80-bit level shifter and 80-bit 4-level driver.

It receives the display data, which is transferred in 4-bit parallel from a microcomputer or LCD controller LSI such as MSM6255, then outputs the LCD driving waveform to the LCD.

FEATURES

- Supply voltage : 4.5 to 5.5V
- LCD driving voltage : 8 to 28V
- Applicable LCD duty : 1/64 to 1/256
- LCD Output : 80
- The 4-bit parallel data processing has improved the transfer speed to 1/4 that of the conventional serial transfer, thereby achieving low power consumption
- Can be interfaced with the LCD controller LSI MSM6255
- Applicable common diriver : MSM5298A (68 outputs)
- Package options: 100-pin plastic QFP
 (QFP100-P-1420-0.65-K) (Product name : MSM5299AGS-K)
 100-pin plastic QFP
 (QFP100-P-1420-0.65-BK) (Product name : MSM5299AGS-BK)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



NC : No connection

100-Pin Plastic QFP

Note: The abbreviated part number "M5299A" is imprinted on the package surface.

ABSOLUTE MAXIMUM RATINGS

| | | | | (V _{SS} =0V) |
|---------------------|------------------|-----------------------------------|------------------------------|-----------------------|
| Parameter | Symbol | Condition | Rating | Unit |
| Supply Voltage (1) | Vdd | Ta = 25°C | -0.3 to +6 | V |
| Supply Voltage (2) | V _{LCD} | Ta = 25°C, $V_{DD} - V_{EE}^{*1}$ | 0 to 30 | V |
| Input Voltage | VI | Ta = 25°C | -0.3 to V _{DD} +0.3 | V |
| Storage Temperature | T _{STG} | — | -55 to +150 | °C |

*1 $V_{DD} \ge V_1 > V_3 > V_4 > V_{EE}$

RECOMMENDED OPERATING CONDITIONS

| | | | (| V _{SS} =0V) |
|-----------------------|------------------|---|------------|----------------------|
| Parameter | Symbol | Condition | Range | Unit |
| Supply Voltage (1) | V _{DD} | — | 4.5 to 5.5 | V |
| Supply Voltage (2) | V _{LCD} | *1 V _{DD} – V _{EE} | 8 to 28 | V |
| Operating Temperature | T _{op} | — | -20 to +85 | °C |

*1 V_{DD}≥V₁>V₃>V₄>V_{EE}

ELECTRICAL CHARACTERISTICS

DC Characteristics

| DC Characteristics | | | (V _{DD} = 5V | <u>/ ± 10%</u> | , Ta = –20 to | o +85°C) |
|--------------------|--------------------|--|-----------------------|----------------|--------------------|----------|
| Parameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
| "H" Input Voltage | V _{IH} *1 | — | 0.8V _{DD} | _ | V _{DD} | V |
| "L" Input Voltage | V _{IL} *1 | _ | V _{SS} | _ | 0.2V _{DD} | V |
| "H" Input Current | V _{IH} *1 | $V_{IH} = V_{DD}, V_{DD} = 5.5V$ | _ | _ | 1 | μА |
| "H" Input Current | V _{IL} *1 | $V_{IL} = 0V, V_{DD} = 5.5V$ | _ | _ | -1 | μА |
| "H" Output Voltage | V _{0H} *2 | $I_0 = -0.2$ mA, $V_{DD} = 4.5$ V | V _{DD} – 0.4 | _ | _ | V |
| "L" Output Voltage | V _{0L} *2 | $I_0 = 0.2 m A, V_{DD} = 4.5 V$ | _ | _ | 0.4 | V |
| ON Resistance | R _{ON} *4 | $V_{DD} - V_{EE} = 23V$ *3 $ V_N - V_0 = 0.25V, V_{DD} = 4.5V$ | _ | 2 | 4 | kΩ |
| Stand-by Current | I _{DDSBY} | $f_{CP} = 1MHz, V_{DD} = 5.5V$ $V_{DD} - V_{EE} = 26V, No load *5$ | _ | _ | 200 | μA |
| Supply Current (1) | I _{DD1} | $f_{CP} = 1 MHz, V_{DD} = 5.5V$ $V_{DD} - V_{EE} = 26V, No load *6$ | _ | _ | 3 | mA |
| Supply Current (2) | Iv | $f_{CP} = 1MHz, V_{DD} = 5.5V$ $V_{DD} - V_{EE} = 26V, No load *7$ | _ | _ | ±100 | μА |
| Input Capacitance | Cı | f = 1MHz | _ | 5 | | pF |

*1 Applicable to LOAD, CP, $D_0 - D_3$, \overline{EL} , \overline{ER} , SHL, DF, $\overline{DISP OFF}$

*2 Applicable to \overline{EL} , \overline{ER} .

*3 $V_N = V_{DD}$ to V_{EE} , $V_4 = \frac{13}{15}$ ($V_{DD} - V_{EE}$), $V_3 = \frac{2}{15}$ ($V_{DD} - V_{EE}$), $V_1 = V_{DD}$

- *4 Applicable to O_1 to O_{80} .
- *5 Display data 1010 ······f_{DF} = 40 Hz, Current from V_{DD} to V_{SS} when the display data is not processing.
- *6 Display data 1010 \cdots f_{DF} = 40 Hz, Current from V_{DD} to V_{SS} when the display data is processing.

*7 Display data 1010 $\cdots f_{DF}$ = 40 Hz, Current on V₁, V₃ and V₄.

Switching Characteristics

| Parameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
|----------------------------|---------------------------------|-----------|------|------|------|------|
| Clock Frequency | f _{CP} | DUTY=50% | _ | _ | 3.4 | MHz |
| Clock, Load Pulse Width | tw | | 100 | _ | | ns |
| Clock Pulse Rise/Fall Time | t _r , t _f | | _ | _ | 50 | ns |
| Data Set-up Time | t _{DSU} | | 50 | _ | | ns |
| Data Hold Time | t _{DHD} | | 80 | _ | | ns |
| Load Set-up Time | t _{LSU} | | 90 | _ | | ns |
| $Load \to Clock \ Time$ | t _{LC} | | 200 | _ | | ns |
| Propagation Delay Time | t _{PHL} | _ | _ | _ | 224 | ns |
| ER, EL Set-up Time | t _{ESU} | _ | 70 | - | | ns |



$(V_{DD} = 5V \pm 10\%, Ta = -20 \text{ to } +75^{\circ}\text{C}, C_{L} = 15\text{pF})$

FUNCTIONAL DESCRIPTION

Pin Functional Description

• ER, EL

| Pin | Input/Output | SHL | Description |
|-----|--------------|-----|--|
| ĒR | Input | | Input pin to ENABLE F/F of MSM5299A. |
| ĒL | Output | L | Output pin of ENABLE F/F. EL is connected to next MSM5299A's ER when MSM5299As are connected in series (cascade connection). |
| ĒL | Input | | Input pin to ENABLE F/F of MSM5299A. |
| ĒR | Output | H | Output pin of ENABLE F/F. ER is connected to next MSM5299A's EL when MSM5299As are connected in series (cascade connection). |

When single MSM5299A is used, \overline{ER} (\overline{EL}) should be set at "L" level.

When a cascade connection is required, set the $\overline{\text{ER}}$ ($\overline{\text{EL}}$) pin of the first MSM5299A at "L" level and connect the $\overline{\text{EL}}$ ($\overline{\text{ER}}$) pin of the first MSM5299A to the $\overline{\text{ER}}$ ($\overline{\text{EL}}$) pin of the second MSM5299A, then connect the $\overline{\text{EL}}$ ($\overline{\text{ER}}$) pin of the second MSM5299A to the $\overline{\text{ER}}$ ($\overline{\text{EL}}$) pin of the third MSM5299A.

• CP

Clock pulse input pin for the 4-bit parallel shift register. The data is shifted to 4×20 -bit shift register at the falling edge of the clock pulse. The clock pulse is activated when the ENABLE F/F is set and is deactivated when the ENABLE F/F is not set.

• SHL

Input pin to switch the input or output of pins \overline{ER} and \overline{EL} , and the shift direction of the 4-bit parallel bidirectional shift register.

The shift direction of the 4-bit parallel data, the correspondence of the data D_0 to D_3 to the driver outputs O_1 to O_{80} , and the input and output state of pins \overline{ER} and \overline{EL} are shown in the table below.

| SHL | ĒR | ĒL | Shift direction |
|-----|--------|--------|--|
| L | Input | Output | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ |
| Н | Output | Input | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ |
| | I | | <u>↑</u> † |
| | | | |

end data

start data

• D₀, D₁, D₂, D₃

Display data input pins for 4×20 -bit shift register. The display data is clocked into the shift register at the falling edge of the clock pulse. The combinations of D₀ to D₃ level, DF signal level, display data output level and the display on the LCD panel are described on the table below.

| D_0 to D_3 | DF | Display data output level | Display on the LCD |
|----------------|----|-----------------------------------|--------------------|
| L | L | Nonselect level (V ₃) | OFF |
| Н | L | Select level (V1) | ON |
| L | Н | Nonselect level (V ₄) | OFF |
| Н | Н | Select level (V _{EE}) | ON |

LOAD

The signal for latching the shift register contents is input to this pin. The display data stored in the shift register is latched at the falling edge of the load pulse.

• DF

Synchronous signal input pin for alternate signal for LCD driving.

• V_{DD}, V_{SS}

Supply voltage pins, V_{DD} should be 4.5 to 5.5V. V_{SS} is a ground pin ($V_{SS} = 0V$)

• V₁, V₃, V₄, V_{EE}

Bias supply voltage pin to drive the LCD. Use an external bias voltage supply for driving the LCD.

• O₁ - O₈₀

Display data output pins, which correspond to the respective latch contents. One of V_1 , V_3 , V_4 and V_{EE} is selected as a display driving voltage source according to the combination of the latched data level and DF signal. Refer to the Truth Table.

The outputs O_1 to O_{80} are connected to the segment side of the LCD panel.

DISP OFF

Input pin to control outputs of O_1 to O_{80} . V_1 level is output from O_1 to O_{80} pins during "L" level input. Refer to the Truth Table.

| DF | Latched data | DISP OFF | LCD driver output (O ₁ - O ₈₀) |
|----|--------------|----------|---|
| L | L | Н | V3 |
| L | Н | Н | V ₁ |
| Н | L | Н | V4 |
| Н | Н | Н | V _{EE} |
| Х | Х | L | V ₁ |

X : Don't care

NOTES ON USE

Note the following when turning power on and off:

The LCD drivers of this IC require a high voltage. For this reason, if a high voltage is applied to the LCD drivers with the logic power supply floating, excess current flows. This may damage the IC. Be sure to carry out the following power-on and power-off sequences:

When turning power on: First V_{DD} ON, next V_{EE}, V₄, V₃, V₁ ON. Or both ON at the same time. When turning power off: First V_{EE}, V₄, V₃, V₁ OFF, next V_{DD} OFF. Or both OFF at the same time.

PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).