

MR27V3255D

1,048,576-Double Word x 32-Bit or 2,097,152-Word x 16-Bit

8-Double Word x 32-Bit or 16-Word x 16-Bit Page Mode

Production Programmed Read Only Memory (P2ROM)


DESCRIPTION

The MR27V3255D is a 32Mbit Production Programmed Read-Only Memory (P2ROM) with page mode. Its configuration can be electrically switched between 1,048,576 double word x 32bit and 2,097,152 word x 16bit. The MR27V3255D operates on a single +3.3V power supply and is TTL compatible. The MR27V3255D provides Page mode which can greatly reduce the read access time. Since the MR27V3255D operates asynchronously , external clocks are not required , making this device easy-to-use. The MR27V3255D is suitable as large-capacity fixed memory for microcomputers and data terminals. It is manufactured using a CMOS double silicon gate technology and is offered in 70-pin SSOP or 70-pin TSOP packages.

FEATURES

- 1,048,576 double word x 32bit / 2,097,152 word x 16bit electrically switchable configuration
- Single +3.3V power supply
- Access time 70ns
 - Page mode access time 25ns
- Input / Output TTL compatible
- Three-state output
- Packages
 - 70-pin plastic SSOP (SSOP70-P-500-0.80-K) (Product name : MR27V3255D-xxMB)
 - 70-pin plastic TSOP (TSOP II 70-P-400-0.65-K) (Product name : MR27V3255D-xxTA)

PIN CONFIGURATION (TOP VIEW)




The diagram shows a 70-pin SSOP/TSOP package with pins numbered 1 to 70. Pin 1 is at the top left, and pin 70 is at the top right. A circle is located near pin 1. The pins are grouped into columns:

- Address pins (A0-A12):** Columns 1-2, 3-4, 5-6, 7-8, 9-10, 11-12.
- Data pins (D0-D22):** Columns 8-9, 10-11, 12-13, 14-15, 16-17, 18-19, 20-21, 22-23, 24-25, 26-27, 28-29, 30-31, 32-33, 34-35.
- Voltage pins (V_{CC}, V_{SS}):** Columns 7, 13, 17, 22, 23, 25.
- Control pins:** Columns 14-15, 16-17, 18-19, 20-21, 22-23, 24-25, 26-27, 28-29, 30-31, 32-33, 34-35.
- Other:** Pin 1 (circle), Pin 70 (DC).

	PIN NAMES	FUNCTIONS
1	D31/A-1	Data output / Address input
2	A0 - A19	Address input
3	D0 - D30	Data output
4	CE	Chip enable
5	OE	Output enable
6	V _{CC}	Power supply voltage
7	V _{SS}	GND
8	WORD	Mode switch
9	DC	Don't care *
10	NC	Non connection

70-pin SSOP , TSOP (II)

* : Logical input level is ignored , however the pin is connected to internal circuit.

BLOCK DIAGRAM**FUNCTION TABLE**

MODE	CE	OE	WORD	DC	V _{CC}	D0 - D15	D16 - D30	D31/A-1
READ (32-Bit)	L	L	H			D _{OUT}		
READ (16-Bit)	L	L	L			D _{OUT}	Hi-Z	L/H
OUTPUT DISABLE	L	H		H			Hi-Z	*
				L				
STAND-BY	H	*		H			Hi-Z	*
				L				

*: Don't Care (H or L)

**: Don't Care (H or L or Open)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Value	Unit
Operating temperature under bias	T _{opr}	-	0 to 70	°C
Storage temperature	T _{stg}		-55 to 125	°C
Input voltage	V _I	relative to V _{SS}	-0.5 to V _{CC} + 0.5	V
Output voltage	V _O		-0.5 to V _{CC} + 0.5	V
Power supply voltage	V _{CC}		-0.5 to 5	V
Power dissipation per package	P _D		1.0	W

RECOMMENDED OPERATING CONDITIONS FOR READ

(Ta=0 to 70°C)						
Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
V _{CC} power supply voltage	V _{CC}	V _{CC} =3.0V-3.6V	3.0	-	3.6	V
Input "H" level	V _{IH}		2.2	-	V _{CC} +0.5*	V
Input "L" level	V _{IL}		-0.5**	-	0.6	V

Voltage is relative to V_{SS}* : V_{CC}+1.5V (Max.) when pulse width of overshoot is less than 10nS.

** : -1.5V (Min.) when pulse width of undershoot is less than 10nS.

ELECTRICAL CHARACTERISTICS (Read operation)**DC Characteristics**(V_{CC}=3.3V±0.3V, Ta=0 to 70°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input leakage current	I _{LI}	V _I =0 to V _{CC}	-	-	10	µA
Output leakage current	I _{LO}	V _O =0 to V _{CC}	-	-	10	µA
V _{CC} power supply current (Standby)	I _{CS1}	CĒ=V _{CC}	-	-	50	µA
	I _{CS2}	CĒ=V _{IH}	-	-	1	mA
V _{CC} power supply current (Read)	I _{CCA}	CĒ=V _{IL} , OĒ=V _{IH} tc=70ns	-	-	100	mA
Input "H" level	V _{IH}	-	2.2	-	V _{CC} +0.5*	V
Input "L" level	V _{IL}	-	-0.5**	-	0.6	V
Output "H" level	V _{OH}	I _{OH} =-400µA	2.4	-	-	V
Output "L" level	V _{OL}	I _{OL} =2.1mA	-	-	0.4	V

Voltage is relative to V_{SS}*: V_{CC}+1.5V (Max.) when pulse width of overshoot is less than 10nS.


**: -1.5V (Min.) when pulse width of undershoot is less than 10nS.



AC Characteristics(V_{CC}=3.3V±0.3V, Ta=0 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Address access cycle time	T _C	-	70	-	ns
Address access time	T _{ACC}	CĒ=OĒ=V _{IL}	-	70	ns
Page access cycle time	T _{PC}	-	25	-	ns
Page access time	T _{PAC}	-	-	25	ns
CĒ access time	T _{CE}	OĒ=V _{IL}	-	70	ns
OĒ access time	T _{OE}	CĒ=V _{IL}	-	25	ns
Output disable time	T _{CHZ}	OĒ=V _{IL}	0	25	ns
	T _{OHZ}	CĒ=V _{IL}	0	20	ns
Output hold time	T _{OH}	CĒ=OĒ=V _{IL}	0	-	ns

Measurement conditions

- Input signal level ----- 0V/3V
- Input timing reference level ----- 0.8V/2.0V
- Output load ----- 100pF
- Output timing reference level ----- 0.8V/2.0V



TIMING CHART**NORMAL MODE READ CYCLE****PAGE MODE READ CYCLE**

PIN Capacitance(V_{CC}=3.3V, Ta=25°C, f=1MHz)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input	C _{IN}	V _I =0V	-	-	8	pF
Output	C _{OUT}	V _O =0V	-	-	10	