DATA SHEET

OKI

ML54053

NAND Flash Memory Controller

PRELIMINARY



NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents cotained herein may be reprinted or reproduced without our prior permission.
- 9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.

1.		URES	
2.	BLOC	K DIAGRAM	.2
3.	PIN S	PECIFICATIONS	.3
	3.1	Host Interface	3
		NAND Flash Memory Interface	
		Extended Bus Interface	
		Other Interfaces	
		Power Supply	
		Pin Totals	
		Pin Configuration	
4		TIONS	
		REGISTERS	
5.	5.1		
	• • • •	I/O Mapped 16 Contiguous Registers Configuration	
		Primary I/O Mapped Configuration	
		Secondary I/O Mapped Configuration1	
		True IDE Mapped Configuration	
	5.0	ATA Registers	
		5.6.1 Data Register (Write/Read)	
		5.6.2 Error Register (Read Only)	
		5.6.3 Feature Register (Write Only)	
		5.6.4 Sector Count Register (Write/Read) 1	
		5.6.5 Sector Number Register (Write/Read) 1	
		5.6.6 Cylinder Low Register (Write/Read) 1	
		5.6.7 Cylinder High Register (Write/Read) 1	
		5.6.8 Drive Head Register (Write/Read) 1	
		5.6.9 Status Register & Alternate Status Register (Read Only) 1	
		5.6.10 Device Control Register (Write Only) 1	
		5.6.11 Command Register (Write Only) 1	
6.		PACTFLASH INTERFACE 1	
	6.1	ATA Commands (Standard) 1	14
	6.2	Commands for CompactFlash 1	15
		Vendor-Unique Commands 1	
	6.4	Card Information Structure 1	15
		Identify Information 1	
		Number of Installed Memory Chips and CHS Structure	
		Modes 1	
		6.7.1 Memory Mapped 1	
		6.7.2 I/O Mapped 16 Contiguous Registers 1	
		6.7.3 Primary I/O Mapped	
		6.7.4 Secondary I/O Mapped	
		6.7.5 True IDE	
7	СНІР	MODES	
	7.1	Types	
		Settings 1	
		Pin Assignment1	
	1.5		10

Table of Contents

8.	ELECTRICAL CHARACTERISTICS	19
	8.1 Absolute Maximum Ratings	
	8.2 Recommended Operating Conditions	19
	8.3 DC Characteristics	19
9.	BUS SPECIFICATIONS	
	9.1 I/O Mode	
	9.2 Bus Timing Specifications	
	9.3 Power ON/OFF, Reset, Busy Timing	
10.	PACKAGE DIMENSIONS	21
11.	APPLICATION EXAMPLE	

This version: Jan. 1999 Previous version: Nov. 1998

OKI Semiconductor ML54053

NAND Flash Memory Controller

The ML54053 is a controller that integrates into a single chip a host interface that conforms to PCMCIA, the necessary functions to control NAND memory, and a microcontroller.

Internal 256 byte RAM is provided for storage of the card information structure (CIS).

A maximum of 4 chips of 64 Mbit or larger NAND flash memory can be controlled.

1. FEATURES

- Single chip controller with internal microcontroller (min. 4 cycles/instruction execution)
- Operating voltage: 3.3 V, Interface voltage: 3.3 V/5 V
- Internal 256B RAM for card information structure (CIS) storage
- Conforms to CompactFlash specification
- Auto-sleep mode support
- True IDE Mode support
- ECC system by BCH code (3-bit random error correction is possible for user data and ECC data)
- Substitute control function (defect management function)
- Debug mode support
- High-speed operation via dual port bus control
- Low power consumption due to single chip controller
- Control of four NAND flash memories (64MB to 512MB) is possible
- 120-pin TQFP package (TQFP120-P-1414-0.40-K)

2. BLOCK DIAGRAM



3. PIN SPECIFICATIONS

Refer to Section 11, "Application Example" for specific connection examples.

3.1 Host Interface

Signal Name	Туре	Pin Count	Description		
ha [10:0]	-	11	Address bus (A10 is MSB, A0 is LSB)		
hd [15:0]	В	16	Data bus (D15 is MSB, D0 is LSB)		
hcen [2:1]	Ι	2	Card enable signal (hcen1 controls even addresses and hcen2 controls odd		
			addresses. The combination of ha0, hcen1 and hcen2 allows even/odd		
			addresses to be accessed by hd[7:0].)		
hiordn	Ι	1	I/O read signal (control signal to read data from ATA registers)		
hiowrn	Ι	1	I/O write signal (control signal to write data to ATA registers)		
hoen	Ι	1	Output enable signal		
hwen	Ι	1	Write enable signal		
hregn	Ι	1	gister select & I/O Enable signal		
hirqn	0	1	Interrupt request signal (when the card is configured as an I/O card)		
hstschgn	0	1	Card status change signal (signal to change the status of the configuration		
			status register)		
hinpackn	0	1	Input port acknowledge signal (acknowledge signal during I/O read)		
hiois16n	0	1	16-bit address enable signal (when the card is configured as an I/O card,		
			this signal indicates that 16-bit addresses are enabled)		
hwaitn	0	1	Wait signal		
hspkr	В	1	Audio digital waveform signal		
hrst	Ι	1	Reset signal		
hcseln	Ι	1	Cable select signal (used only in True IDE Mode, GND: Master, X: Slave)		

Total 42 pins

I: Input, O: Output, B: Bidirectional

Signal Name	Туре	Pin Count	Description
maio [7:0]	В	8	Port A I/O bus
macle	0	1	Port A command latch enable signal (signal to control latching of an
			operation command into a device)
maale	0	1	Port A address latch enable signal (signal to control latching of an address
			or input data into a device)
maren	0	1	Port A read enable signal
mawen	0	1	Port A write enable signal (signal to latch data into a device)
marbn	Ι	1	Port A ready/busy signal (signal to check internal status of device)
mbio [7:0]	В	8	Port B I/O bus
mbcle	0	1	Port B command latch enable signal (signal to control latching of an
			operation command into a device)
mbale	0	1	Port B address latch enable signal (signal to control latching of an address
			or input data into a device)
mbren	0	1	Port B read enable signal
mbwen	0	1	Port B write enable signal (signal to latch data into a device)
mbrbn		1	Port B ready/busy signal (signal to check internal status of device)
mcen [3:0]	0	4	Chip enable signals
mwpn	0	1	Write protect signal (signal to forcibly prohibit write and erase operations)

3.2 NAND Flash Memory Interface

Total 31 pins

3.3 Extended Bus Interface

The extended bus interface is a signal line for the ML54053's internal microcontroller. The extended bus interface is used for purposes such as debugging.

Туре	Pin Count	Description
В	8	Address bus for extended bus
В	8	Address/data bus for extended bus
В	1	Read signal for extended bus
В	1	Write signal for extended bus
В	1	Address latch enable signal for extended bus
Ι	1	Program store enable signal for extended bus
0	1	Interrupt signal for extended bus
0	1	Reset signal for extended bus
0	1	Clock signal for extended bus
	B B B B B I 0 0	B 8 B 8 B 1 B 1 I 1 O 1 O 1

Total 23 pins

* In an external ROM connection mode, xah, xad, xrd, xwr, and xale are used to connect to external ROM.

3.4 Other Interfaces

Signal Name	Туре	Pin Count	Description
txd/pcfg [0]	В	1	Serial data I/O and chip mode setting
rxd/pcfg [1]	I	1	
porn	I	1	Power-on-reset signal (connect to power monitor circuit)
xin	I	1	Clock I/O (connect a crystal oscillator between xin and xout)
xout	0	1	
		Total E nina	•

Total 5 pins

* The chip mode is determined depending upon the status of pcfg[1:0] when the porn signal rises.

pcfg[1:0] = 11 : Normal mode

pcfg[1:0] = 01 : External CPU connection mode

pcfg[1:0] = 10 : External ROM connection mode

pcfg[1:0] = 00 : Test mode (normally not used)

3.5 Power Supply

Signal Name	Туре	Pin Count	Description
VDD-CORE	DC	2	Power supply for core
VSS-CORE	DC	2	
VDD	DC	6	Power supply for I/O pad
VSS	DC	9	

Total 19 pins

3.6 Pin Totals

Host Interface	42
NAND Flash Memory Interface	31
Extended Bus Interface	23
Other Interfaces	5
Power Supply	19
Total	120

3.7 Pin Configuration



120-Pin Plastic TQFP

4. FUNCTIONS

- (1) Sector Formatter and Sequencer The sector formatter and sequencer control the logical format of the NAND flash memory and efficiently perform defect management (substitute processing).
- (2) CompactFlash Interface The PCMCIA interface conforms to CompactFlash specification.
- (3) Chip Modes An external ROM connection mode for the ML54053's internal microcontroller and an external CPU connection mode are supported. With these modes, evaluation can be performed efficiently.
- (4) Auto-Sleep Mode If there is no access from the host over a specific period of time, operation automatically transfers to the sleep mode.
- (5) Dual Port Bus Control Mode When erasing data or writing the same data, two port buses (Port A, Port B) can be utilized simultaneously for high-speed operation.

5. ATA REGISTERS

When a mode such as memory mode or I/O mode is configured, the host must use different addresses for access.

5.1 Memory Mapped Configuration

-CE1	-CE2	-REG	A10	A9-A4	A3-A0	Read (-OE = L)		Write (-WE = L)
0	0	1	0	*	(000x)	16-bit Data	D15 : D0	16-bit Data	D15 : D0
0	1	1	0	*	0h	8-bit Data	D7 : D0	8-bit Data	D7 : D0
0	1	1	0	*	1h	Error	D7 : D0	Features	D7 : D0
1	0	1	0	*	(000x)	Error	D15 : D8	Features	D15 : D8
0	1	1	0	*	2h	Sector Count	D7 : D0	Sector Count	D7 : D0
0	1	1	0	*	3h	Sector Number	D7 : D0	Sector Number	D7 : D0
1	0	1	0	*	(001x)	Sector Number	D15 : D8	Sector Number	D15 : D8
0	1	1	0	*	4h	Cylinder Low	D7 : D0	Cylinder Low	D7 : D0
0	1	1	0	*	5h	Cylinder High	D7 : D0	Cylinder High	D7 : D0
1	0	1	0	*	(010x)	Cylinder High	D15 : D8	Cylinder High	D15 : D8
0	1	1	0	*	6h	Drive/Head	D7 : D0	Drive/Head	D7 : D0
0	1	1	0	*	7h	Status	D7 : D0	Command	D7 : D0
1	0	1	0	*	(011x)	Status	D15 : D8	Command	D15 : D8
0	0	1	0	*	(100x)	Duplicate Data	D15 : D0	Duplicate Data	D15 : D0
0	1	1	0	*	8h	Duplicate Even	D7 : D0	Duplicate Even	D7 : D0
0	1	1	0	*	9h	Duplicate Odd	D7 : D0	Duplicate Odd	D7 : D0
1	0	1	0	*	(100x)	Duplicate Odd	D15 : D8	Duplicate Odd	D15 : D8
0	1	1	0	*	Dh	Duplicate Error	D7 : D0	Duplicate Features	D7 : D0
1	0	1	0	*	(110x)	Duplicate Error	D15 : D8	Duplicate Features	D15 : D8
0	1	1	0	*	Eh	Alternate Status	D7 : D0	Device Control	D7 : D0
0	1	1	0	*	Fh	Drive Address	D7 : D0	Not Used	
1	0	1	0	*	(111x)	Drive Address	D15 : D8	Not Used	
0	0	1	1	*	*	16-bit Data	D15 : D0	16-bit Data	D15 : D0
0	1	1	1	*	(xxx0)	Even Data	D7 : D0	Even Data	D7 : D0
0	1	1	1	*	(xxx1)	Odd Data	D7 : D0	Odd Data	D7 : D0
1	0	1	1	*	*	Odd Data	D15 : D8	Odd Data	D15 : D8

* Don't care

-CE1	-CE2	-REG	A9-A4	A3-A0	Read (-IORD = L)		Write (-IOWR = L)	
0	0	0	*	0h	16-bit Data	D15 : D0	16-bit Data	D15 : D0
0	1	0	*	0h	8-bit Data	D7 : D0	8-bit Data	D7 : D0
0	1	0	*	1h	Error	D7 : D0	Features	D7 : D0
1	0	0	*	(000x)	Error	D15 : D8	Features	D15 : D8
0	1	0	*	2h	Sector Count	D7 : D0	Sector Count	D7 : D0
0	1	0	*	3h	Sector Number	D7 : D0	Sector Number	D7 : D0
_1	0	0	*	(001x)	Sector Number	D15 : D8	Sector Number	D15 : D8
0	1	0	*	4h	Cylinder Low	D7 : D0	Cylinder Low	D7 : D0
0	1	0	*	5h	Cylinder High	D7 : D0	Cylinder High	D7 : D0
1	0	0	*	(010x)	Cylinder High	D15 : D8	Cylinder High	D15 : D8
0	1	0	*	6h	Drive/Head	D7 : D0	Drive/Head	D7 : D0
0	1	0	*	7h	Status	D7 : D0	Command	D7 : D0
1	0	0	*	(011x)	Status	D15 : D8	Command	D15 : D8
0	0	0	*	8h	Duplicate Data	D15 : D0	Duplicate Data	D15 : D0
0	1	0	*	8h	Duplicate Even	D7 : D0	Duplicate Even	D7 : D0
0	1	0	*	9h	Duplicate Odd	D7 : D0	Duplicate Odd	D7 : D0
1	0	0	*	(100x)	Duplicate Odd	D15 : D8	Duplicate Odd	D15 : D8
0	1	0	*	Dh	Duplicate Error	D7 : D0	Duplicate Features	D7 : D0
1	0	0	*	(110x)	Duplicate Error	D15 : D8	Duplicate Features	D15 : D8
0	1	0	*	Eh	Alternate Status	D7 : D0	Device Control	D7 : D0
0	1	0	*	Fh	Drive Address	D7 : D0	Not Used	
1	0	0	*	(111x)	Drive Address	D15 : D8	Not Used	

5.2 I/O Mapped 16 Contiguous Registers Configuration

* Don't care

5.3 Primary I/O Mapped Configuration

-CE1	-CE2	-REG	A9-A0	Read (-IORD = L)		Write (-IOWR = L)	
0	0	0	1F0h	16-bit Data	D15 : D0	16-bit Data	D15 : D0
0	1	0	1F0h	8-bit Data	D7 : D0	8-bit Data	D7 : D0
0	1	0	1F1h	Error	D7 : D0	Features	D7 : D0
1	0	0	1F0h/1F1h	Error	D15 : D8	Features	D15 : D8
0	1	0	1F2h	Sector Count	D7 : D0	Sector Count	D7 : D0
0	1	0	1F3h	Sector Number	D7 : D0	Sector Number	D7 : D0
1	0	0	1F2h/1F3h	Sector Number	D15 : D8	Sector Number	D15 : D8
0	1	0	1F4h	Cylinder Low	D7 : D0	Cylinder Low	D7 : D0
0	1	0	1F5h	Cylinder High	D7 : D0	Cylinder High	D7 : D0
1	0	0	1F4h/1F5h	Cylinder High	D15 : D8	Cylinder High	D15 : D8
0	1	0	1F6h	Drive/Head	D7 : D0	Drive/Head	D7 : D0
0	1	0	1F7h	Status	D7 : D0	Command	D7 : D0
1	0	0	1F6h/1F7h	Status	D15 : D8	Command	D15 : D8
0	1	0	3F6h	Alternate Status	D7 : D0	Device Control	D7 : D0
0	1	0	3F7h	Drive Address	D7 : D0	Not Used	
1	0	0	3F6h/3F7h	Drive Address	D15 : D8	Not Used	

-CE1	-CE2	-REG	A9-A0	Read (-IORD = L)		Write (-IOWR = L))
0	0	0	170h	16-bit Data	D15 : D0	16-bit Data	D15 : D0
0	1	0	170h	8-bit Data	D7 : D0	8-bit Data	D7 : D0
0	1	0	171h	Error	D7 : D0	Features	D7 : D0
1	0	0	170h/171h	Error	D15 : D8	Features	D15 : D8
0	1	0	172h	Sector Count	D7 : D0	Sector Count	D7 : D0
0	1	0	173h	Sector Number	D7 : D0	Sector Number	D7 : D0
1	0	0	172h/173h	Sector Number	D15 : D8	Sector Number	D15 : D8
0	1	0	174h	Cylinder Low	D7 : D0	Cylinder Low	D7 : D0
0	1	0	175h	Cylinder High	D7 : D0	Cylinder High	D7 : D0
1	0	0	174h/175h	Cylinder High	D15 : D8	Cylinder High	D15 : D8
0	1	0	176h	Drive/Head	D7 : D0	Drive/Head	D7 : D0
0	1	0	177h	Status	D7 : D0	Command	D7 : D0
1	0	0	176h/177h	Status	D15 : D8	Command	D15 : D8
0	1	0	376h	Alternate Status	D7 : D0	Device Control	D7 : D0
0	1	0	377h	Drive Address	D7 : D0	Not Used	
1	0	0	376h/377h	Drive Address	D15 : D8	Not Used	

5.4 Secondary I/O Mapped Configuration

5.5 True IDE Mapped Configuration

• Command Block Register

-CE1	-CE2	-REG	A9-A3	A2-A0	Read (-IORD = L)		Write (-IOWR = L)	
0	1	0	*	0h	16-bit Data	D15 : D0	16-bit Data	D15 : D0
0	1	0	*	1h	Error	D7 : D0	Features	D7 : D0
0	1	0	*	2h	Sector Count	D7 : D0	Sector Count	D7 : D0
0	1	0	*	3h	Sector Number	D7 : D0	Sector Number	D7 : D0
0	1	0	*	4h	Cylinder Low	D7 : D0	Cylinder Low	D7 : D0
0	1	0	*	5h	Cylinder High	D7 : D0	Cylinder High	D7 : D0
0	1	0	*	6h	Drive/Head	D7 : D0	Drive/Head	D7 : D0
0	1	0	*	7h	Status	D7 : D0	Command	D7 : D0
0	0	0	*	(xxx)	Not Used		Not Used	
	0	0		(///)	101 0000		101 0300	

* Don't care

• Control Block Register

-CE1	-CE2	-REG	A9-A3	A2-A0	Read (-IORD = L) Write (-IOWR = L)			
1	1	0	*	(xxx)	High Impedance		Not Used	
1	0	0	*	(0xx)	High Impedance		Not Used	
1	0	0	*	(10x)	High Impedance		Not Used	
1	0	0	*	6h	Alternate Status	D17 : D0	Device Control	D7 : D0
1	0	0	*	7h	Drive Address	D7 : D0	Not Used	

5.6 ATA Registers

ATA registers realize functions of the PC Card ATA Specifications.

5.6.1 Data Register (Write/Read)

This 16-bit or 8-bit register is used in the transfer of data blocks between the internal data buffer and the host. Data can be transferred via consecutive 16-bit or 8-bit accesses to the data register.

5.6.2 Error Register (Read Only)

Additional information regarding the cause of a processing error in the previously executed command is indicated. If the error bit of the status register has been set, the host must examine this register.

D7	D6	D5	D4	D3	D2	D1	D0
BBK	UNC	0	IDNF	0	ABRT	0	AMNF

BBK : This bit is set when a Bad Block is detected.

UNC : This bit is set when an Uncorrectable Error is encountered.

IDNF : The requested sector ID is in error or cannot be found.

ABRT : This bit is set if the command has been aborted or when an invalid command has been issued.

AMNF: This bit is set in case of a general error.

5.6.3 Feature Register (Write Only)

This register is used to write information related to commands.

D7	D6	D5	D4	D3	D2	D1	D0
			Feature	e Bytes			

5.6.4 Sector Count Register (Write/Read)

This register is used to specify the number of sectors or address of logical blocks to be processed by a command. By reading this register after a command has been completed, the host can check the number of sectors not processed by the command.

D7	D6	D5	D4	D3	D2	D1	D0
			Sector	Count			

5.6.5 Sector Number Register (Write/Read)

This register is used to specify the sector number or logical block address where processing by the command will begin. By reading this register after a command has been completed, the host can check the sector number or logical block address processed by the command.

D7	D6	D5	D4	D3	D2	D1	D0
			Sector Number	er/LBA7-LBA0			

5.6.6 Cylinder Low Register (Write/Read)

This register is used to specify the lower cylinder number or the logical block address where processing by the command will begin. By reading this register after a command has been completed, the host can check the last lower cylinder number or logical block address that was processed by the command.

D7	D6	D5	D4	D3	D2	D1	D0
			Cylinder Low	/LBA15-LBA8			

5.6.7 Cylinder High Register (Write/Read)

This register is used to specify the upper cylinder number or the logical block address where processing by the command will begin. By reading this register after a command has been completed, the host can check the last upper cylinder number or logical block address that was processed by the command.

D7	D6	D5	D4	D3	D2	D1	D0
			Cylinder High/	LBA23-LBA16			

5.6.8 Drive Head Register (Write/Read)

This register is used to specify the head number or the logical block address where processing by the command will begin. By reading this register after a command has been completed, the host can check the last upper head number or logical block address that was processed by the command.

D7	D6	D5	D4	D3	D2	D1	D0
1	LBA	1	DRV#	HS3/LBA27	HS2/LBA26	HS1/LBA25	HSO/LBA24

LBA: 1: LBA (logical block address) mode

0: CHS address mode

DRV#: card number 0: drive 0 is selected

1: drive 1 is selected

If the value of the Drive# bit of the socket copy register matches the value of this bit, this controller will execute the command.

5.6.9 Status Register & Alternate Status Register (Read Only)

This register indicates the internal status of the controller. When the host reads this register, the controller clears pending interrupt requests. However, even if the alternate status register is read, interrupts requests will not be cleared.

D7	D6	D5	D4	D3	D2	D1	D0	
BUSY	RDY	DWF	DSC	DRQ	CORR	IDX	ERR	
RE	• fro un • wh DY: This VF: This acces	til processin nen hardwar bit indicates bit is set wh	when the ho og of the com e and softw s Drive Read nen an error ernal flash m	ost writes a c nmand is co vare resets h	mpleted ave been exe ubstitute pr	ecuted from ocessing occ	the host	
DS	SC: This	This bit is always set to 1.						
DF	-	0	execution of a command that involves data transfer, this bit is set o sfer preparations are made.					
CC		bit indicates		ectable error	has occurre	d during aco	cess to flash	
ID ER	X: This R: This	bit is alway	nen an erroi	r occurs dur or register.	ing commai	nd execution	n. Detailed	

5.6.10 Device Control Register (Write Only)

This register is used to control interrupt requests from the card and to specify software reset.

D7	D6	D5	D4	D3	D2	D1	D0
)	(1	SRST	-IEN	0

SRST: While this bit is 1, the controller is in the reset state.

-IEN: 1: Interrupt signal mask, 0: Interrupt signal non-mask

5.6.11 Command Register (Write Only)

This register is used to set the command code.

D7	D6	D5	D4	D3	D2	D1	D0
			Comma	nd Code			

6. COMPACTFLASH INTERFACE

6.1 ATA Commands (Standard)

Supported ATA commands are listed below.

Command	Code	FR	SC	SN	СҮ	DH	C/R/W
Check Power Mode	98h, E5h		—			0	C
Execute Drive Diagnostic	90h	—	—		—	0	C
Format Track	50h		0		\bigcirc	0	W
Identify Drive	ECh		_			0	R
Idle	97h, E3h	—	0		—	0	C
Idle Immediate	95h, E1h	—	—		—	0	C
Initialize Drive Parameters	91h	—	0			0	C
Read Buffer	E4h	—	—		—	0	R
Read Long Sector	22h, 23h	—	—	0	0	0	R
Read Multiple	C4h	—	0	0	0	0	R
Read Sector (s)	20h, 21h	—	0	0	0	0	R
Read Verify Sector (s)	40h, 41h	—	0	0	0	0	C
Recalibrate	1xh		—			0	C
Seek	7xh	—	-	0	0	0	C
Set Features	EFh	0	—		—	0	C
Set Multiple Mode	C6h	—	0		—	0	C
Set Sleep Mode	99h, E6h	—	_			0	C
Standby	96h, E2h		—			0	C
Standby Immediate	94h, E0h		_			0	C
Write Buffer	E8h	—	—		—	0	W
Write Long Sector	32h, 33h	—	_	0	0	0	W
Write Multiple	C5h	—	0	0	0	0	W
Write Sector (s)	30h, 31h	_	0	0	0	0	W

FR: Features register CY: Cylinder register SC: Sector count register

DH: Drive/head register

SN: Sector number register

C/R/W: C - Control, R - Read, W - Write \bigcirc : modified, valid — : invalid

6.2 Commands for CompactFlash

Command	Code	FR	SC	SN	CY	DH	C/R/W
Request Sense	03h			—		0	С
Erase Sector (s)	COh	_	0	0	0	0	С
Translate Sector	87h		0	0	0	0	R
Wear Level	F5h			_	_	0	С
Write Multiple w/o Erase	CDh		0	0	0	0	W
Write Sector (s) w/o Erase	38h		0	0	0	0	W

Supported CompactFlash commands are listed below.

6.3 Vendor-Unique Commands

Vendor-unique commands can be executed by writing "FFh" data to the command register when a value from the below chart has been written to the feature register.

Command	Code	FR	Description	C/R/W
Low Level Format	FFh	Undefined	Initialization of substitute information, all sectors	С
Change Information	FFh	Undefined	Change CIS/Identify information	W
Change Physical Cylinder	FFh	Undefined	Set maximum value of physical cylinder	C
Read All	FFh	Undefined	Read 528 bytes of the specified page	R
Un Lock	FFh	Undefined	Vendor-unique commands that follow are valid	С

Change Physical Cylinder: Sets the maximum value of the user area that is accessible from the host. For details, refer to section 6.6, "Number of Installed Memory Chips and CHS Structure."

6.4 Card Information Structure

The desired card information structure (CIS) can be stored by the change information command.

6.5 Identify Information

The desired identify information can be stored by the change information command.

6.6 Number of Installed Memory Chips and CHS Structure

NAND flash memory is erased in block units. Since block erasing is also performed during a 1page (sector) write, efficiency is increased during write operations by serially addressing sectors within the same block.

The CHS structure and number of installed memory chips when using 64, 128, 256 and 512 Mbit memory are listed below (where C is the default value). The C value of the CHS address can be set by the change physical cylinder command (a vendor-unique command).

Consoitu			CHS	DA May (Hay)		
Capacity	No. of Chips	С	н	S	LBA Max. (Hex)	
8	1	1000	1	16	16000 (3E80)	
16	2	1000	1	32	32000 (7D00)	
32	4	1000	2	32	64000 (FA00)	

• 64 Mbit Memory

• 128 Mbit Memory

Consoitu	Canaaity No. of China		CHS	LDA Max (Hax)	
Capacity	No. of Chips	С	н	S	LBA Max. (Hex)
16	1	1000	1	32	32000 (7D00)
32	2	1000	1	64	64000 (FA00)
64	4	1000	2	64	128000 (1F400)

• 256 Mbit Memory

Consoit	Consoity No. of China		CHS	DA Moy (Hey)	
Capacity	No. of Chips	С	н	S	LBA Max. (Hex)
32	1	1000	2	32	64000 (FA00)
64	2	1000	2	64	128000 (1F400)
128	4	1000	4	64	256000 (3E800)

• 512 Mbit Memory

Conseitre			CHS	LDA Mox (Hex)	
Capacity	No. of Chips	С	н	S	LBA Max. (Hex)
64	1	1000	4	32	128000 (1F400)
128	2	1000	4	64	256000 (3E800)
256	4	1000	8	64	512000 (7D000)

6.7 Modes

6.7.1 Memory Mapped

In the memory mapped mode, ATA registers appear in the 0 to 2K window of common memory space.

6.7.2 I/O Mapped 16 Contiguous Registers

In the I/O mapped 16 contiguous registers mode, contiguous ATA registers appear in I/O space.

6.7.3 Primary I/O Mapped

In the primary I/O mapped mode, ATA registers appear in 1F0h to 1F7h and 3F6h to 3F7h of the standard I/O address space.

6.7.4 Secondary I/O Mapped

In the secondary I/O mapped mode, ATA registers appear in 170h to 177h and 376h to 377h of the standard I/O address space.

6.7.5 True IDE

This mode is compatible with True IDE Mode.

7. CHIP MODES

7.1 Types

There are four types of chip modes. Note that default pin assignments change depending upon the chip mode.

- Normal Mode This mode is normally used.
- External ROM Connection Mode This mode is used for connection to external ROM.
- External CPU Connection Mode This mode is used for debugging. When this mode is activated, the internal microcontroller does not operate.
- Test Mode This mode is used for testing. The test mode is not normally used.

7.2 Settings

Chip modes are determined by the status of pcfg[1:0] when the power-on-reset signal (porn signal) rises.

pcfg [1:0] = 11	Normal Mode
pcfg [1:0] = 01	External CPU Connection Mode
pcfg [1:0] = 10	External ROM Connection Mode
pcfg [1:0] = 00	Test Mode

7.3 Pin Assignment

Interface	Signal Name	Normal		External ROM Connection		External CPU Connection	
Extended Bus	xah [15 : 8]	(Low-Level)	0	xah [15 : 8]	I/0	xah [15 : 8]	I/0
Extended Bus	xad [7 : 0]	(Low-Level)	0	xad [7 : 0]	I/0	xad [7 : 0]	I/0
Extended Bus	xrd	(Low-Level)	0	xrd	0	xrd	1
Extended Bus	xwr	(Low-Level)	0	xwr	0	xwr	1
Extended Bus	xale	(Low-Level)	0	xale	0	xale	1
Extended Bus	xint	(Low-Level)	0	(Low-Level)	0	xint	0
Extended Bus	xpsenn	(Low-Level)	I	(Low-Level)		xpsenn	I
Extended Bus	xrst	(Low-Level)	0	(Low-Level)	0	xrst	0
Extended Bus	xclk	(Low-Level)	0	(Low-Level)	0	xclk	0

8. ELECTRICAL CHARACTERISTICS

8.1 Absolute Maximum Ratings

Para	Parameter		Condition	Rating	Unit
Power Supply \	/oltage	V _{DD}		-0.3 to +4.6	
Innut Valtaga	Normal Buffer			-0.3 to V _{DD} + 0.3	
Input Voltage	5 V Tolerant Buffer	VI		-0.3 to +6.0	V
Output Valtage	Normal Buffer	V	Tj = 25°C	-0.3 to V _{DD} + 0.3	
Output Voltage	5 V Tolerant Buffer	V ₀	The standard is	-0.3 to +6.0	
In must Querrant	Normal Buffer		V _{SS} = 0 V	-10 to +10	
Input Current 5 V Tole	5 V Tolerant Buffer	l		-6 to +6	mA
Storage Tempe	rature	Tstg		-65 to +150	°C

8.2 Recommended Operating Conditions

Parameter	Symbol	Range	Unit
Power Supply Voltage	V _{DD}	3.0 to 3.6	V
Operating Temperature	Tj	-40 to +85	°C

8.3 DC Characteristics

$(V_{DD} = 3.0 \text{ to } 3.6 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Tj} = -40 \text{ to}$	to +85°C)
--	-----------

Parameter	Symbol	Condition	Rating			
			Min.	Тур.	Max.	Unit
High Level Input Voltage	V _{IH}	TTL normal input	2.0	_	V _{DD} + 0.3	V
		5 V tolerant input	2.0	_	5.5	
Low Level Input Voltage	V _{IL}		-0.3	_	+0.8	
Schmitt Trigger Threshold Voltage	V _{t+}		_	1.5	2.0	
	V _t -		0.7	1.0	_	
	ΔV_t	$V_{t+} - V_{t-}$	0.4	0.5	—	
High Level Output Voltage	V _{OH}	I _{OH} = −100 μA	V _{DD} – 0.2	_	—	
		I _{0L} = 2, 4, 8 mA	2.4	_	_	
Low Level Output Voltage	V _{OL}	I _{OH} = −100 μA	_	_	0.2	
		I _{0L} = 2, 4, 8 mA	_	_	0.4	
High Level Input Current	I _{IH}	$V_{IH} = V_{DD}$	—	0.01	1	
Low Level Input Current	I _{IL}	$V_{IL} = V_{SS}$	-1	+0.01	—	μΑ
		(50 k Ω pull-up)	-170	-66	-15	
Output Leakage Current	I _{OZH}	$V_{OL} = V_{DD}$	_	0.01	1	
	I _{OZL}	V _{OL} = V _{SS}	-1	-0.01		
		(50 kΩ pull-up)	-170	-66	-15	
Standby Power Supply Current	I _{DDS}	Output open	-10	_	+10	

Note 1 : Listed values are for a normal buffer and a 5 V tolerant buffer unless otherwise specified.

Note 2 : Typical values are indicated for a typical condition at $V_{DD} = 3.3$ V and Tj = 25°C.

9. BUS SPECIFICATIONS

9.1 I/O Mode

The I/O mode conforms to CompactFlash and IDE specifications.

9.2 Bus Timing Specifications

Bus timing conforms to CompactFlash, IDE and NAND flash memory specifications.

9.3 Power ON/OFF, Reset, Busy Timing

Dexemater	Symbol	Condition	Specified Value			
Parameter	Symbol	Condition	Min.	Max.	Unit	
-CE Signal Level		$0~\text{V} \leq \text{V}_{\text{CC}} < 2.0~\text{V}$	$0 V \le V_{CC} < 2.0 V$ 0 V			
	V _I (CE)	$2.0~V \leq V_{CC} < V_{IH}$	$V_{CC} - 0.1$	V _I Max.	V	
		$V_{\text{IH}} \leq V_{\text{CC}}$	V _{IH}	V _I Max.		
Reset Setup Time	tsu (RESET)	—	TBD		ms	
Ready Release Delay Time	td (BSY)	—	TE	3D	ms	
-CE Recovery Time	trec (V _{CC})	—	TBD		ms	
V _{CC} Rise Time	tpr	10%→(V _{CC} + 5%) 90% *1	TBD		ms	
V _{CC} Fall Time	tpf	(V _{CC} −5%) 90%→10% *1	TE	3D	ms	
Reset Width	tw (RESET)	—	TBD		ms	
	th (Hi-Z RESET)	_	TBD		ms	
	ts (Hi-Z RESET)	_	TBD		ms	

*1: tpr and tpf are defined as the time of the "straight-line change from 10% to 90% of V_{CC}", and vice-versa. Even if the rise and fall waveforms are non-linear, the maximum slope of the waveform must meet these specifications.



10. PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature, and times).

11. APPLICATION EXAMPLE

