

# MSM51V4256A

**262,144-Word × 4-Bit DYNAMIC RAM : FAST PAGE MODE TYPE**

## DESCRIPTION

The MSM51V4256A is a 262,144-word × 4-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM51V4256A achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/single-layer metal CMOS process. The MSM51V4256A is available in a 20-pin plastic DIP, 26/20-pin plastic SOJ, or 20-pin plastic ZIP.




## FEATURES

- 262,144-word × 4-bit configuration
  - Single 3.3 V power supply, 0.3 V tolerance
  - Input : LVTTTL compatible, low input capacitance
  - Output : LVTTTL compatible, 3-state
  - Refresh : 512 cycles/8 ms
  - Fast page mode, read modify write capability
  - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh, hidden refresh,  $\overline{\text{RAS}}$ -only refresh capability
  - Package options:
    - 20-pin 300 mil plastic DIP (DIP20-P-300-2.54-W1) (Product : MSM51V4256A-xxRS)
    - 26/20-pin 300 mil plastic SOJ (SOJ26/20-P-300-1.27) (Product : MSM51V4256A-xxJS)
    - 20-pin 400 mil plastic ZIP (ZIP20-P-400-1.27) (Product : MSM51V4256A-xxZS)
- xx indicates speed rank.

## PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>OEA</sub>		Operating (Max.)	Standby (Max.)
MSM51V4256A-70	70 ns	40 ns	25 ns	25 ns	130 ns	162 mW	1.8 mW
MSM51V4256A-80	80 ns	45 ns	25 ns	25 ns	150 ns	144 mW	
MSM51V4256A-10	100 ns	50 ns	30 ns	30 ns	190 ns	126 mW	

**PIN CONFIGURATION (TOP VIEW)**



Pin Name	Function
A0 - A8	Address Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
DQ1 - DQ4	Data Input/Data Output
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
V <sub>CC</sub>	Power Supply (3.3 V)
V <sub>SS</sub>	Ground (0 V)
NC	No Connection



**ELECTRICAL CHARACTERISTICS****Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 to 4.6	V
Short Circuit Output Current	I <sub>OS</sub>	50	mA
Power Dissipation	P <sub>D</sub> *	1	W
Operating Temperature	T <sub>opr</sub>	0 to 70	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

\*: Ta = 25°C

**Recommended Operating Conditions**

(Ta = 0°C to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	—	0.8	V

**Capacitance**(V<sub>CC</sub> = 3.3 V ±0.3 V, Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A8)	C <sub>IN1</sub>	—	5	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$ )	C <sub>IN2</sub>	—	5	pF
Output Capacitance (DQ1 - DQ4)	C <sub>I/O</sub>	—	6	pF

## DC Characteristics

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, T_a = 0^\circ\text{C to } 70^\circ\text{C})$ 

Parameter	Symbol	Condition	MSM51V4256 A-70		MSM51V4256 A-80		MSM51V4256 A-10		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
			Output High Voltage	$V_{OH}$	$I_{OH} = -2.0 \text{ mA}$	2.4	$V_{CC}$	2.4		
Output Low Voltage	$V_{OL}$	$I_{OL} = 2.0 \text{ mA}$	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	$I_{LI}$	$0 \text{ V} \leq V_I \leq V_{CC} + 0.3 \text{ V};$ All other pins not under test = 0 V	-10	10	-10	10	-10	10	$\mu\text{A}$	
Output Leakage Current	$I_{LO}$	DQ disable $0 \text{ V} \leq V_O \leq 3.6 \text{ V}$	-10	10	-10	10	-10	10	$\mu\text{A}$	
Average Power Supply Current (Operating)	$I_{CC1}$	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling, $t_{RC} = \text{Min.}$	—	45	—	40	—	35	mA	1, 2
Power Supply Current (Standby)	$I_{CC2}$	$\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$	—	2	—	2	—	2	mA	1
		$\overline{\text{RAS}}, \overline{\text{CAS}}$ $\geq V_{CC} - 0.2 \text{ V}$	—	0.5	—	0.5	—	0.5		
Average Power Supply Current ( $\overline{\text{RAS}}$ -only Refresh)	$I_{CC3}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH},$ $t_{RC} = \text{Min.}$	—	45	—	40	—	35	mA	1, 2
Power Supply Current (Standby)	$I_{CC5}$	$\overline{\text{RAS}} = V_{IH},$ $\overline{\text{CAS}} = V_{IL},$ DQ = enable	—	5	—	5	—	5	mA	1
Average Power Supply Current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	$I_{CC6}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$	—	45	—	40	—	35	mA	1, 2
Average Power Supply Current (Fast Page Mode)	$I_{CC7}$	$\overline{\text{RAS}} = V_{IL},$ $\overline{\text{CAS}}$ cycling, $t_{PC} = \text{Min.}$	—	40	—	35	—	30	mA	1, 3

- Notes :
1.  $I_{CC}$  Max. is specified as  $I_{CC}$  for output open condition.
  2. The address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .
  3. The address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .

## AC Characteristics (1/2)

(V<sub>CC</sub> = 3.3 V ±0.3 V, T<sub>a</sub> = 0°C to 70°C) Note 1, 2, 3

Parameter	Symbol	MSM51V4256 A-70		MSM51V4256 A-80		MSM51V4256 A-10		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
		Random Read or Write Cycle Time	t <sub>RC</sub>	130	—	150	—		
Read Modify Write Cycle Time	t <sub>RWC</sub>	195	—	215	—	265	—	ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	50	—	55	—	60	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t <sub>PRWC</sub>	105	—	110	—	125	—	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	70	—	80	—	100	ns	4, 5, 6
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	25	—	25	—	30	ns	4, 5
Access Time from Column Address	t <sub>AA</sub>	—	40	—	45	—	50	ns	4, 6
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>CPA</sub>	—	45	—	50	—	55	ns	4
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>	—	25	—	25	—	30	ns	4
Output Low Impedance Time from $\overline{\text{CAS}}$	t <sub>CLZ</sub>	0	—	0	—	0	—	ns	4
$\overline{\text{CAS}}$ to Data Output Buffer Turn-off Delay Time	t <sub>OFF</sub>	0	20	0	20	0	25	ns	7
$\overline{\text{OE}}$ to Data Output Buffer Turn-off Delay Time	t <sub>OEZ</sub>	0	20	0	20	0	25	ns	7
Transition Time	t <sub>T</sub>	3	50	3	50	3	50	ns	3
Refresh Period	t <sub>REF</sub>	—	8	—	8	—	8	ms	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	50	—	60	—	80	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	25	—	25	—	30	—	ns	
$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	10	—	10	—	20	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	25	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	45	—	50	—	55	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	20	45	20	55	25	70	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	20	50	ns	6
Row Address Set-up Time	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	—	10	—	15	—	ns	
Column Address Set-up Time	t <sub>ASC</sub>	0	—	0	—	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	—	15	—	20	—	ns	
Column Address Hold Time from $\overline{\text{RAS}}$	t <sub>AR</sub>	55	—	60	—	75	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	35	—	40	—	50	—	ns	

## AC Characteristics (2/2)

(V<sub>CC</sub> = 3.3 V ±0.3 V, T<sub>a</sub> = 0°C to 70°C) Note 1, 2, 3


Parameter	Symbol	MSM51V4256 A-70		MSM51V4256 A-80		MSM51V4256 A-10		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
		Read Command Set-up Time	t <sub>RCS</sub>	0	—	0	—		
Read Command Hold Time	t <sub>RCH</sub>	0	—	0	—	0	—	ns	8
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	—	0	—	0	—	ns	8
Write Command Set-up Time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	9
Write Command Hold Time	t <sub>WCH</sub>	15	—	15	—	20	—	ns	
Write Command Hold Time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	55	—	60	—	75	—	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	—	15	—	20	—	ns	
$\overline{\text{OE}}$ Command Hold Time	t <sub>OEH</sub>	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>RWL</sub>	25	—	25	—	30	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>CWL</sub>	25	—	25	—	30	—	ns	
Data-in Set-up Time	t <sub>DS</sub>	0	—	0	—	0	—	ns	10
Data-in Hold Time	t <sub>DH</sub>	15	—	15	—	20	—	ns	10
Data-in Hold Time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	55	—	60	—	75	—	ns	
$\overline{\text{OE}}$ to Data-in Delay Time	t <sub>OED</sub>	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	55	—	55	—	65	—	ns	9
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	70	—	75	—	90	—	ns	9
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	100	—	110	—	135	—	ns	9
$\overline{\text{CAS}}$ Precharge $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	75	—	80	—	90	—	ns	9
$\overline{\text{CAS}}$ Active Delay Time from $\overline{\text{RAS}}$ Precharge	t <sub>RPC</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Set-up Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>CSR</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>CHR</sub>	30	—	30	—	30	—	ns	

- Notes:
1. A start-up delay of 100  $\mu$ s is required after power-up, followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh) before proper device operation is achieved.
  2. The AC characteristics assume  $t_T = 5$  ns.
  3.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring input timing signals. Transition times ( $t_T$ ) are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. This parameter is measured with a load circuit equivalent to 1 TTL load and 100 pF. The output timing reference levels are  $V_{OH} = 2.0$  V and  $V_{OL} = 0.8$  V.
  5. Operation within the  $t_{RCD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RCD}$  (Max.) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max.) limit, then the access time is controlled by  $t_{CAC}$ .
  6. Operation within the  $t_{RAD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RAD}$  (Max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (Max.) limit, then the access time is controlled by  $t_{AA}$ .
  7.  $t_{OFF}$  (Max.) and  $t_{OEZ}$  (Max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
  8.  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
  9.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}$  (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}$  (Min.) ,  $t_{RWD} \geq t_{RWD}$  (Min.),  $t_{AWD} \geq t_{AWD}$  (Min.) and  $t_{CPWD} \geq t_{CPWD}$  (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
  10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in an early write cycle, and to the  $\overline{\text{WE}}$  leading edge in an  $\overline{\text{OE}}$  control write cycle, or a read modify write cycle.




### TIMING WAVEFORM

#### Read Cycle



#### Write Cycle (Early Write)












**CAS before RAS Refresh Cycle**



**Hidden Refresh Read Cycle**




**Hidden Refresh Write Cycle**





(Unit : mm)



### Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



(Unit : mm)

