

# MSM518205

**4,194,304-Word × 2-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO**

## DESCRIPTION

The MSM518205 is a 4,194,304-word × 2-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM518205 achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/double-layer metal CMOS process. The MSM518205 is available in a 26/24-pin plastic SOJ or 26/24-pin plastic TSOP.


## FEATURES

- 4,194,304-word × 2-bit configuration
  - Single 5 V power supply, ±10% tolerance
  - Input : TTL compatible, low input capacitance
  - Output : TTL compatible, 3-state
  - Refresh : 4096 cycles/64 ms
  - Fast page mode with EDO, read modify write capability
  - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh, hidden refresh,  $\overline{\text{RAS}}$ -only refresh capability
  - Multi-bit test mode capability
  - Package options:
    - 26/24-pin 300 mil plastic SOJ (SOJ26/24-P-300-1.27) (Product : MSM518205-xxSJ)
    - 26/24-pin 300 mil plastic TSOP (TSOPII26/24-P-300-1.27-K) (Product : MSM518205-xxTS-K)
- xx indicates speed rank.

## PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>OEA</sub>		Operating (Max.)	Standby (Max.)
MSM518205-60	60 ns	30 ns	15 ns	15 ns	110 ns	385 mW	5.5 mW
MSM518205-70	70 ns	35 ns	20 ns	20 ns	130 ns	358 mW	
MSM518205-80	80 ns	40 ns	20 ns	20 ns	150 ns	330 mW	


## PIN CONFIGURATION (TOP VIEW)



Pin Name	Function
A0 - A9, A10R, A11R	Address Input
$\overline{RAS}$	Row Address Strobe
$\overline{CAS1}$ , $\overline{CAS2}$	Column Address Strobe
DQ1, DQ2	Data Input/Data Output
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
V <sub>CC</sub>	Power Supply (5 V)
V <sub>SS</sub>	Ground (0 V)
NC	No Connection

Note : The same power supply voltage must be provided to every V<sub>CC</sub> pin, and the same GND voltage level must be provided to every V<sub>SS</sub> pin.

**BLOCK DIAGRAM**



**FUNCTION TABLE**

Input Pin					DQ Pin		Function Mode
RAS	CAS1	CAS2	WE	OE	DQ1	DQ2	
H	*	*	*	*	High-Z	High-Z	Standby
L	H	H	*	*	High-Z	High-Z	Refresh
L	L	H	H	L	D <sub>OUT</sub>	High-Z	DQ1 Read
L	H	L	H	L	High-Z	D <sub>OUT</sub>	DQ2 Read
L	L	L	H	L	D <sub>OUT</sub>	D <sub>OUT</sub>	DQ1, DQ2 Read
L	L	H	L	H	D <sub>IN</sub>	Don't Care	DQ1 Write
L	H	L	L	H	Don't Care	D <sub>IN</sub>	DQ2 Write
L	L	L	L	H	D <sub>IN</sub>	D <sub>IN</sub>	DQ1, DQ2 Write
L	L	L	H	H	High-Z	High-Z	—

\*: "H" or "L"

**ELECTRICAL CHARACTERISTICS****Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0 to 7.0	V
Short Circuit Output Current	I <sub>OS</sub>	50	mA
Power Dissipation	P <sub>D</sub> *	1	W
Operating Temperature	T <sub>opr</sub>	0 to 70	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

\*: Ta = 25°C

**Recommended Operating Conditions**

(Ta = 0°C to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	6.5	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**Capacitance**(V<sub>CC</sub> = 5 V ±10%, Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A9, A10R, A11R)	C <sub>IN1</sub>	—	6	pF
Input Capacitance ( <u>RAS</u> , <u>CAS1</u> , <u>CAS2</u> , <u>WE</u> , <u>OE</u> )	C <sub>IN2</sub>	—	7	pF
Output Capacitance (DQ1, DQ2)	C <sub>I/O</sub>	—	10	pF

## DC Characteristics

 $(V_{CC} = 5V \pm 10\%, T_a = 0^\circ\text{C to } 70^\circ\text{C})$ 

Parameter	Symbol	Condition	MSM518205 -60		MSM518205 -70		MSM518205 -80		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Output High Voltage	$V_{OH}$	$I_{OH} = -5.0\text{ mA}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	
Output Low Voltage	$V_{OL}$	$I_{OL} = 4.2\text{ mA}$	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	$I_{LI}$	$0\text{ V} \leq V_I \leq 6.5\text{ V};$ All other pins not under test = 0 V	-10	10	-10	10	-10	10	$\mu\text{A}$	
Output Leakage Current	$I_{LO}$	DQ disable $0\text{ V} \leq V_O \leq 5.5\text{ V}$	-10	10	-10	10	-10	10	$\mu\text{A}$	
Average Power Supply Current (Operating)	$I_{CC1}$	$\overline{\text{RAS}}, \overline{\text{CAS1}}, \overline{\text{CAS2}}$ cycling, $t_{RC} = \text{Min.}$	—	70	—	65	—	60	mA	1, 2
Power Supply Current (Standby)	$I_{CC2}$	$\overline{\text{RAS}}, \overline{\text{CAS1}}, \overline{\text{CAS2}} = V_{IH}$ $\overline{\text{RAS}}, \overline{\text{CAS1}}, \overline{\text{CAS2}}$ $\geq V_{CC} - 0.2\text{ V}$	—	2	—	2	—	2	mA	1
Average Power Supply Current (RAS-only Refresh)	$I_{CC3}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS1}}, \overline{\text{CAS2}} = V_{IH}$ , $t_{RC} = \text{Min.}$	—	70	—	65	—	60	mA	1, 2
Power Supply Current (Standby)	$I_{CC5}$	$\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS1}}, \overline{\text{CAS2}} = V_{IL}$ , DQ = enable	—	5	—	5	—	5	mA	1
Average Power Supply Current (CAS before RAS Refresh)	$I_{CC6}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS1}}, \overline{\text{CAS2}}$ before $\overline{\text{RAS}}$	—	70	—	65	—	60	mA	1, 2
Average Power Supply Current (Fast Page Mode)	$I_{CC7}$	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS1}}, \overline{\text{CAS2}}$ cycling, $t_{HPC} = \text{Min.}$	—	90	—	85	—	80	mA	1, 3

- Notes : 1.  $I_{CC}$  Max. is specified as  $I_{CC}$  for output open condition.  
 2. The address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .  
 3. The address can be changed once or less while  $\overline{\text{CAS1}}, \overline{\text{CAS2}} = V_{IH}$ .

## AC Characteristics (1/2)

(V<sub>CC</sub> = 5 V ±10%, T<sub>a</sub> = 0°C to 70°C) Note 1, 2, 3, 12, 13

Parameter	Symbol	MSM518205 -60		MSM518205 -70		MSM518205 -80		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t <sub>RC</sub>	110	—	130	—	150	—	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	155	—	185	—	205	—	ns	
Fast Page Mode Cycle Time	t <sub>HPC</sub>	25	—	30	—	35	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t <sub>HPRWC</sub>	85	—	100	—	105	—	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	60	—	70	—	80	ns	4, 5, 6
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	15	—	20	—	20	ns	4, 5
Access Time from Column Address	t <sub>AA</sub>	—	30	—	35	—	40	ns	4, 6
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>CPA</sub>	—	35	—	40	—	45	ns	4, 15
Access Time from $\overline{\text{OE}}$	t <sub>OEA</sub>	—	15	—	20	—	20	ns	4
Output Low Impedance Time from $\overline{\text{CAS}}$	t <sub>CLZ</sub>	0	—	0	—	0	—	ns	4
Data Output Hold After $\overline{\text{CAS}}$ Low	t <sub>DOH</sub>	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ to Data Output Buffer Turn-off Delay Time	t <sub>CEZ</sub>	0	15	0	15	0	15	ns	7, 8
$\overline{\text{RAS}}$ to Data Output Buffer Turn-off Delay Time	t <sub>REZ</sub>	0	15	0	15	0	15	ns	7, 8
$\overline{\text{OE}}$ to Data Output Buffer Turn-off Delay Time	t <sub>OEZ</sub>	0	15	0	15	0	15	ns	7
$\overline{\text{WE}}$ to Data Output Buffer Turn-off Delay Time	t <sub>WEZ</sub>	0	15	0	15	0	15	ns	7
Transition Time	t <sub>T</sub>	2	50	2	50	2	50	ns	3
Refresh Period	t <sub>REF</sub>	—	64	—	64	—	64	ms	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	—	50	—	60	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode with EDO)	t <sub>RASP</sub>	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	15	—	20	—	20	—	ns	
$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode with EDO)	t <sub>CP</sub>	10	—	10	—	10	—	ns	17
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10,000	10	10,000	15	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	40	—	45	—	50	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	10	—	10	—	10	—	ns	15
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35	—	40	—	45	—	ns	
$\overline{\text{OE}}$ Hold Time from $\overline{\text{CAS}}$ (DQ Disable)	t <sub>CHO</sub>	5	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	20	45	20	50	20	60	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	6
$\overline{\text{RAS}}$ to Second $\overline{\text{CAS}}$ Delay Time	t <sub>RSCD</sub>	60	—	70	—	80	—	ns	
Row Address Set-up Time	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	—	10	—	10	—	ns	
Column Address Set-up Time	t <sub>ASC</sub>	0	—	0	—	0	—	ns	14
Column Address Hold Time	t <sub>CAH</sub>	10	—	15	—	15	—	ns	14
Column Address Hold Time from $\overline{\text{RAS}}$	t <sub>AR</sub>	40	—	45	—	50	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	30	—	35	—	40	—	ns	

## AC Characteristics (2/2)

(V<sub>CC</sub> = 5 V ±10%, T<sub>a</sub> = 0°C to 70°C) Note 1, 2, 3, 12, 13

Parameter	Symbol	MSM518205 -60		MSM518205 -70		MSM518205 -80		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Read Command Set-up Time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	14
Read Command Hold Time	t <sub>RCH</sub>	0	—	0	—	0	—	ns	9, 14
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	—	0	—	0	—	ns	9
Write Command Set-up Time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	10, 14
Write Command Hold Time	t <sub>WCH</sub>	10	—	15	—	15	—	ns	14
Write Command Hold Time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	45	—	50	—	55	—	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Pulse Width (DQ Disable)	t <sub>WPE</sub>	5	—	10	—	10	—	ns	
$\overline{\text{OE}}$ Command Hold Time	t <sub>OEH</sub>	15	—	20	—	20	—	ns	
$\overline{\text{OE}}$ Precharge Time	t <sub>OEP</sub>	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ Command Hold Time	t <sub>OCH</sub>	10	—	10	—	10	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>RWL</sub>	15	—	20	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>CWL</sub>	15	—	20	—	20	—	ns	16
Data-in Set-up Time	t <sub>DS</sub>	0	—	0	—	0	—	ns	11, 14
Data-in Hold Time	t <sub>DH</sub>	15	—	15	—	15	—	ns	11, 14
Data-in Hold Time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	40	—	45	—	50	—	ns	
$\overline{\text{OE}}$ to Data-in Delay Time	t <sub>OED</sub>	15	—	20	—	20	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	40	—	50	—	50	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	55	—	65	—	70	—	ns	10
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	85	—	100	—	110	—	ns	10
$\overline{\text{CAS}}$ Precharge $\overline{\text{WE}}$ Delay Time	t <sub>CPWD</sub>	60	—	70	—	75	—	ns	10, 15
$\overline{\text{CAS}}$ Active Delay Time from $\overline{\text{RAS}}$ Precharge	t <sub>RPC</sub>	10	—	10	—	10	—	ns	14
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Set-up Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>CSR</sub>	10	—	10	—	10	—	ns	14
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>CHR</sub>	20	—	20	—	20	—	ns	15
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>WRP</sub>	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$ ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>WRH</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Set-up Time (Test Mode)	t <sub>WTS</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Hold Time (Test Mode)	t <sub>WTH</sub>	20	—	20	—	20	—	ns	


- Notes:
1. A start-up delay of 200  $\mu$ s is required after power-up, followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh) before proper device operation is achieved.
  2. The AC characteristics assume  $t_T = 5$  ns.
  3.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring input timing signals. Transition times ( $t_T$ ) are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. This parameter is measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  5. Operation within the  $t_{RCD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RCD}$  (Max.) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max.) limit, then the access time is controlled by  $t_{CAC}$ .
  6. Operation within the  $t_{RAD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RAD}$  (Max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (Max.) limit, then the access time is controlled by  $t_{AA}$ .
  7.  $t_{CEZ}$  (Max.),  $t_{REZ}$  (Max.),  $t_{WEZ}$  (Max.) and  $t_{OEZ}$  (Max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
  8.  $t_{CEZ}$  and  $t_{REZ}$  must be satisfied for open circuit condition.
  9.  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
  10.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}$  (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}$  (Min.),  $t_{RWD} \geq t_{RWD}$  (Min.),  $t_{AWD} \geq t_{AWD}$  (Min.) and  $t_{CPWD} \geq t_{CPWD}$  (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
  11. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in an early write cycle, and to the  $\overline{\text{WE}}$  leading edge in an  $\overline{\text{OE}}$  control write cycle, or a read modify write cycle.
  12. The test mode is initiated by performing a  $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. In a test mode CA0 and CA1 are not used and each DQ pin now accesses 4-bit locations. Since all 2 DQ pins are used, a total of 8 data bits can be written in parallel into the memory array. In a read cycle, if 4 data bits are equal, the DQ pin will indicate a high level. If the 4 data bits are not equal, the DQ pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operating state by performing a  $\overline{\text{RAS}}$ -only refresh cycle or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.
  13. In a test mode read cycle, the value of access time parameters is delayed for 5 ns for the specified value. These parameters should be specified in test mode cycle by adding the above value to the specified value in this data sheet.
  14. These parameters are determined by the falling edge of either  $\overline{\text{CAS1}}$  or  $\overline{\text{CAS2}}$ , whichever is earlier.
  15. These parameters are determined by the rising edge of either  $\overline{\text{CAS1}}$  or  $\overline{\text{CAS2}}$ , whichever is later.
  16.  $t_{CWL}$  should be satisfied by both  $\overline{\text{CAS1}}$  and  $\overline{\text{CAS2}}$ .
  17.  $t_{CP}$  is determined by the time both  $\overline{\text{CAS1}}$  and  $\overline{\text{CAS2}}$  are high.




**Notes concerning  $\overline{\text{CAS1}}$  and  $\overline{\text{CAS2}}$  control**

Overlap the active-low timings of  $\overline{\text{CAS1}}$  and  $\overline{\text{CAS2}}$ . Skew between  $\overline{\text{CAS1}}$  and  $\overline{\text{CAS2}}$  is allowed under the following conditions:

- (1) The timing specification for  $\overline{\text{CAS1}}$  and  $\overline{\text{CAS2}}$  should be met individually.
- (2) Different operation modes for  $\overline{\text{CAS1}}/\overline{\text{CAS2}}$  are not allowed (as shown below).




- (3) Closely separated  $\overline{\text{CAS1}}/\overline{\text{CAS2}}$  control is not allowed. However, when the condition ( $t_{\text{CP}} \leq t_{\text{UL}}$ ) is satisfied, fast page mode can be performed.




**TIMING WAVEFORM**


**Read Cycle**




**Write Cycle (Early Write)**



**Read Modify Write Cycle**




**Fast Page Mode Read Cycle (Part-1)**




\* : Same Data, [Hatched Box] "H" or "L"

**Fast Page Mode Read Cycle (Part-2)**




[Hatched Box] "H" or "L"


**Fast Page Mode Write Cycle (Early Write)**




**Fast Page Mode Read Modify Write Cycle**




**RAS-Only Refresh Cycle**




**CAS before RAS Refresh Cycle**




### Hidden Refresh Read Cycle



### Hidden Refresh Write Cycle




**Test Mode Initiate Cycle**





## PACKAGE DIMENSIONS

(Unit : mm)




## Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



### Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).