

# MSC1230

## 111-Bit 2/3-Duty Controller/Driver with Digital Dimming Function

### GENERAL DESCRIPTION

The MSC1230 is a Bi-CMOS display driver with digital dimming function. It enables switching between 1/3-duty vacuum fluorescent (VF) display tube and universal VF display tube by pin control.

The MSC1230 consists of a 112-bit shift register, a 111-bit latch, a 10-bit digital dimming circuit, 37 segment drivers, and 3 grid drivers.

The MSC1230 provides an interface with a microcomputer only by three signal lines:  $\overline{CS}$ , DATA-IN, and CLOCK.

By using the chip select function, the DATA-IN and CLOCK signal lines can be shared by other peripheral circuits.

### FEATURES


- Power supply voltage :  $V_{DD}=8\text{ V to }18\text{ V}$  (built-in 5 V regulator for logic circuit)
- Operating temperature range :  $T_a=-40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$
- 37-segment driver outputs :  $I_{OH}=-6\text{ mA at }V_{OH} = V_{DD} - 0.8\text{ V}$
- 3-grid driver outputs :  $I_{OH}=-30\text{ mA at }V_{OH} = V_{DD} - 0.8\text{ V}$
- Built-in digital dimming circuit (10-bit resolution)
- Switchable between 1/3-duty VF display tube and universal VF display tube\*
  - When SEL pin is left open : Selects universal VF display tube (The grids GRID1, GRID2, and GRID1+GRID2 are turned on repeatedly in this order)
  - When SEL pin is used at 0 V : Selects 1/3-duty VF display tube (The grids GRID1, GRID2, and GRID3 are turned on repeatedly in this order)
- Built-in oscillation circuit (external R and C)
- Built-in Power-On-Reset circuit
- Package: 56-pin plastic QFP (QFP56-P-910-0.65-2K)(Product name: MSC1230GS-2K)

\* A universal VF display tube is a display tube for which, like a gate array, the user can freely design characters and patterns on the master layer (grid). (Pattern can be created without gaps between grids.)

Since the outline dimensions of the display tube and the grid layout are predetermined, desired patterns can be displayed in a short time.




The universal VF display tube is used for the display parts for audio equipment, household appliances, and automobile equipment.

### BLOCK DIAGRAM




### INPUT AND OUTPUT CONFIGURATION

- Schematic Diagram 1 of Logic Portion Input Circuit
- Schematic Diagram 2 of Logic Portion Input Circuit
- Schematic Diagram of Driver Output Circuit



## PIN CONFIGURATION (TOP VIEW)



NC: No connection

### 56-Pin Plastic QFP

## PIN DESCRIPTION

Pin	Symbol	Type	Description
34 to 46, 52 to 56, 1 to 19	SEG1 to 37	0	Output pins for segment signals for driving VF display tube.
30 to 32	GRID1 to 3	0	Output pins for grid signals for driving VF display tube. The GRID3 output is not used when the universal VF display tube is used.
25	SEL	1	When at a "L" level, this pin selects 1/3-duty VF display tube. When at a "H" level (or when used in the open state), this pin selects universal VF display tube.
28	DATA-IN	1	Pin for series data input from microprocessor. Data is input to the shift register on the rising edge of the CLOCK signal.
27	CLOCK	1	Serial clock input pin. Data is input through the DATA-IN pin at the rising edge of the serial clock.
24	OSC0	1	RC oscillator connecting pins. Connect a resistor between the OSC1 and OSC0 pins and a capacitor between the OSC0 pin and the ground.
23	OSC1	0	
26	$\overline{CS}$	1	Chip select input pin. Circuit operation is valid when this pin is at a "L" level.
47 51 29	$V_{DD1}$ $V_{DD2}$ $V_{DD3}$	—	Power supply pins. When using these pins, connect each of them to the power supply.
49	DGND	—	Ground pins for driver and logic. These pins can be connected with each other when they are used.
21	LGND	—	

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Ratings	Unit
Supply Voltage	V <sub>DD</sub>	—	-0.3 to +20	V
Input Voltage	V <sub>IN</sub>	All inputs	-0.3 to +6.0	V
Storage Temperature	T <sub>STG</sub>	—	-65 to +150	°C
Power Dissipation	P <sub>D</sub>	T <sub>a</sub> =85°C	400	mW

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage	V <sub>DD</sub>	—	8	—	18	V
High Level Input Voltage (1)	V <sub>IH1</sub>	All inputs except OSC0	3.8	—	5.5	V
High Level Input Voltage (2)	V <sub>IH2</sub>	OSC0	4.5	—	5.5	V
Low Level Input Voltage (1)	V <sub>IL1</sub>	All inputs except OSC0	0.0	—	0.8	V
Low Level Input Voltage (2)	V <sub>IL2</sub>	OSC0	0.0	—	0.5	V
Clock Frequency	f <sub>C</sub>	—	—	—	250	kHz
Oscillation Frequency	f <sub>OSC</sub>	R=4.7 kΩ, C=10 pF	—	3.2	—	MHz
Frame Frequency	f <sub>FR</sub>	f <sub>OSC</sub> =3.2 MHz	—	260	—	Hz
Operating Temperature	T <sub>op</sub>	—	-40	—	85	°C

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

(Ta=-40 to +85°C, V<sub>DD</sub>=8 to 18V)

Parameter	Symbol	Condition	Min.	Max.	Unit
"H" Input Voltage (1)	*1 V <sub>IH1</sub>	—	3.8	5.5	V
"H" Input Voltage (2)	*2 V <sub>IH2</sub>	—	4.5	5.5	V
"L" Input Voltage (1)	*1 V <sub>IL1</sub>	—	0.0	0.8	V
"L" Input Voltage (2)	*2 V <sub>IL2</sub>	—	0.0	0.5	V
"H" Input Current (1)	*3 I <sub>IH1</sub>	V <sub>IH</sub> =5 V	-5	5	μA
"H" Input Current (2)	*4 I <sub>IH2</sub>	V <sub>IH</sub> =5 V	-200	200	μA
"L" Input Current (1)	*3 I <sub>IL1</sub>	V <sub>IL</sub> =0 V	-5	5	μA
"L" Input Current (2)	*4 I <sub>IL2</sub>	V <sub>IL</sub> =0 V	-0.6	-0.1	mA
"H" Output Voltage (1)	*5 V <sub>OH1</sub>	V <sub>DD</sub> =9.5 V I <sub>OH1</sub> =-6 mA	V <sub>DD</sub> -0.8	—	V
"H" Output Voltage (2)	*6 V <sub>OH2</sub>	V <sub>DD</sub> =9.5 V I <sub>OH2</sub> =-30 mA	V <sub>DD</sub> -0.8	—	V
"L" Output Voltage	*7 V <sub>OL1</sub>	V <sub>DD</sub> =9.5 V I <sub>OL1</sub> =500 μA	—	2	V
	V <sub>OL2</sub>	V <sub>DD</sub> =9.5 V I <sub>OL2</sub> =200 μA	—	1	V
	V <sub>OL3</sub>	V <sub>DD</sub> =9.5 V I <sub>OL3</sub> =2 μA	—	0.3	V
Supply Current	I <sub>DD</sub>	f <sub>osc</sub> =3.2 MHz no Load	—	13	mA

\*1 All input pins except OSC0

\*2 OSC0 pin

\*3  $\overline{CS}$ , CLOCK and DATA-IN pins

\*4 SEL pin

\*5 SEG1 to SEG37 pins


\*6 GRID1 to GRID3 pins

\*7 SEG1 to SEG37 and GRID1 to GRID 3 pins


## AC Characteristics

(Ta=-40 to +85°C, V<sub>DD</sub>=8 to 18V)


Parameter	Symbol	Condition	Min.	Max.	Unit
Oscillation Frequency	f <sub>OSC</sub>	R=4.7 kΩ , C=10 pF	2	4.4	MHz
External Input Frequency into OSC0	f <sub>OSCI</sub>	External input only	2.7	3.7	MHz
Clock Frequency	f <sub>C</sub>	—	—	250	kHz
Clock Pulse Width	t <sub>CW</sub>	—	1.3	—	μs
DATA Setup Time	t <sub>DS</sub>	—	1	—	μs
DATA Hold Time	t <sub>DH</sub>	—	200	—	ns
$\overline{\text{CS}}$ Pulse Width	t <sub>Csw</sub>	—	8	—	μs
$\overline{\text{CS}}$ Off Time	t <sub>CSL</sub>	—	32	—	μs
$\overline{\text{CS}}$ Setup Time $\overline{\text{CS}}$ -Clock Time	t <sub>CSS</sub>	—	2	—	μs
$\overline{\text{CS}}$ Hold Time Clock- $\overline{\text{CS}}$ Time	t <sub>CSh</sub>	—	2	—	μs
$\overline{\text{CS}}$ -All Data Output Delay	t <sub>ODS</sub>	C <sub>I</sub> =100 pF	—	8	μs
Slew Rate (All Drivers)	t <sub>R</sub>	C <sub>I</sub> =100 pF t=20% to 80% or 80% to 20%	—	5	μs
$\overline{\text{CS}}$ Time at Power-on	t <sub>PCS</sub>	—	300	—	μs
Hold Time at Power-off	t <sub>POF</sub>	When monuted on the unit V <sub>DD</sub> =0.0 V	5	—	ms
Rise Time at Power-on	t <sub>PRZ</sub>	When monuted on the unit	—	100	μs



**Figure 1. Data Input Timing**



**Figure 2. SEG or GRID Driver Output Timing**



**Figure 3. Power-on Timing**



## FUNCTIONAL DESCRIPTION

### Power-on Reset

When power is turned on, the IC is initialized by the internal power-on reset circuit. The status of the internal circuit after initialization is as follows:

- The contents of the shift registers and latches are set to "0".
- The digital dimming duty cycle is set to "0".

### Data Input

Data input to the DATA-IN pin is valid only when the  $\overline{CS}$  pin is at a "L" level.


The input data to DATA-IN is shifted into the shift registers on the rising edge of the clock. The data is automatically loaded to the latches on the rising edge of the  $\overline{CS}$  pin.

When M0 = "1", the IC enters the display data input mode and a total of 112 bits of data are input. When M0 = "0", the IC enters the digital dimming data input mode and a total of 16 bits of data are input.

[Data Format]

#### 1) Display Data Input Mode

Input Data : 112 bits  
 VF Display Data : 111 bits  
 Mode Select Data (M0) : 1 bit



#### 2) Bit correspondence between segment outputs and shift registers

	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	SEG
	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	G1
BIT	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	G2
	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80	79	78	77	76	75	G3

## 3) Input Format for VF data

Byte	c7	c6	c5	c4	c3	c2	c1	c0
1	D8	D7	D6	D5	D4	D3	D2	D1
2	D16	D15	D14	D13	D12	D11	D10	D9
3	D24	D23	D22	D21	D20	D19	D18	D17
4	D32	D31	D30	D29	D28	D27	D26	D25
5	D40	D39	D38	D37	D36	D35	D34	D33
6	D48	D47	D46	D45	D44	D43	D42	D41
7	D56	D55	D54	D53	D52	D51	D50	D49
8	D64	D63	D62	D61	D60	D59	D58	D57
9	D72	D71	D70	D69	D68	D67	D66	D65
10	D80	D79	D78	D77	D76	D75	D74	D73
11	D88	D87	D86	D85	D84	D83	D82	D81
12	D96	D95	D94	D93	D92	D91	D90	D89
13	D104	D103	D102	D101	D100	D99	D98	D97
14	M0	D111	D110	D109	D108	D107	D106	D105

## 4) Digital Dimming Data Input Mode

This data consists of 10 bits.


The output duty changes in the range of 0/1024 (0%) to 1016/1024 (99%) for each grid.

The 10-bit digital dimming data is input from the LSB.

Input Data : 16 bits

Digital Dimming Data : 10 bits

Mode Select Data : 1 bit



(MSB)	INPUT DATA										(LSB)	DUTY CYCLE					
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1024
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1/1024
																	⋮
1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	1016/1024
																	⋮
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1016/1024

5) Input Format for Dimming Data


Byte	c7	c6	c5	c4	c3	c2	c1	c0
1	8	7	6	5	4	3	2	1
2	M0	xx	xx	xx	xx	xx	10	9

6) Function Mode


M0	FUNCTION
0	Display Data Input Mode
1	Digital Dimming Data Input Mode

**GRID/SEG Driver Operation and Digital Dimming**


Figures 4 and 5 show the timing for the GRID and SEG drivers in universal VFD mode and 1/3 duty VFD mode, respectively. Figure 6 shows an example of timing for digital dimming operation in 1/3 duty VFD mode. (When the duty cycle in the dimming data is 508/1024)



**Figure 4. Duty Cycle Timing (Universal VFD Mode)**



**Figure 5. Duty Cycle Timing (1/3 Duty Mode)**




**Figure 6. Duty Cycle Timing (1/3 Duty Mode)**

(When digital dimming data is changed from 3F8H to 1FFH)

↑ 1016 bit time    ↑ 511 bit time

**PACKAGE DIMENSIONS**

(Unit : mm)



**Notes for Mounting the Surface Mount Type Package**

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).