
MSC1163

40-Bit Anode Driver

GENERAL DESCRIPTION

The MSC1163 is a monolithic IC using the Bi-CMOS process for hybridizing CMOS and bipolar transistors on the same chip. The logic portion such as the input stage, shift register and latch is fabricated by CMOS and the output driver requiring a high withstand voltage is fabricated by bipolar transistors.

Since the 60-pin plastic SSOP package is adopted and the pin configuration allows the circuit wiring to be formed on the single side PCB, the display unit size can be reduced.


The shift register has a bidirectional configuration; therefore, it is easy to design the circuit wiring in which devices are arranged so that they are symmetric with respect to the display.

FEATURES

The MSC1163 is designed as a VFD anode driver with emitter-follower output providing 40-bit active pull-down and built-in 40-bit bidirectional shift register and latch.

- Logic Supply Voltage (V_{CC}) : 5V
- Driver Supply Voltage (V_{HV}) : 65V
- Driver Output Current
 - I_{OHVH} : -2mA
 - I_{OHVL} : 2mA
- Built-in 40-bit output with latch
- Built-in 40-bit bidirectional shift register
- Clock frequency: 4MHz
- Package:
 - 60-pin plastic SSOP (SSOP60-P-700-0.65-BK) (Product name: MSC1163GS-BK)


BLOCK DIAGRAM




INPUT AND OUTPUT CONFIGURATION

Schematic Diagrams of Logic Portion Input and Output Circuits


Input pin




Output pin



Schematic Diagram of Driver Output Circuit



PIN CONFIGURATION (TOP VIEW)



NC : No-connection pin

60-Pin Plastic SSOP

PIN DESCRIPTION

| Function | Pin | Symbol | Type | Description |
|-------------------------|-------------------|--------------------------|------|---|
| Driver Output | 1 - 20 41 - 60 | HV01 - HV040 | 0 | Driver output pin, applicable to each bit of shift register |
| Driver Power Supply | 21 40 | V _{HV} | — | Power supply pin for driver circuit |
| Driver GND | 22 39 | GND 1 | — | GND pin for driver circuit. Connect this pin to GND2 near the mounted IC so that GND1 and GND2 will be at common level. |
| Logic GND | 23 38 | GND 2 | — | GND pin for the logic circuit (excluding driver circuit) GND1 and GND2 are not connected inside of the IC. |
| Clear Input | 24 | $\overline{\text{CL}}$ | I | Clear input pin with pull-up resistor. Normally "H" level. In this condition, the driver outputs "H" or "L" according to the corresponding latch output level. Setting to "L" enables the driver output to be fixed at "L" without respect to latch output. |
| Latch Strobe Input | 26 | LS | I | Latch strobe input pin with neither pull-up nor pull-down resistor. When LS is "H", the output of the shift register becomes that of the latch circuit. When LS is "L", the latch circuit holds the contents of the shift register before LS goes "L". |
| Shift Direction Control | 28 | R/ $\overline{\text{L}}$ | I | Shift direction control pin with a pull-up resistor. Normally "H", and in this condition, data of bidirectional shift register is shifted to the direction of R-40 from R-1. When this pin is "L", bidirectional shift register shifts data to the direction of R-1 from R-40. |
| Data Input | 29 | DIN | I | Shift register input pin with neither pull-up nor pull-down resistor. Display data is input in synchronization with clock. (Positive logic) |
| Logic Power Supply | 30 31 | V _{CC} | — | Power supply pin for logic (except driver) V _{CC} should be 4.5V to 5.5V. |
| Data Output | 32 | DOUT | 0 | Serial output of bidirectional pin shift register. When R/ $\overline{\text{L}}$ is "H", DOUT outputs R-40's output. When R/ $\overline{\text{L}}$ is "L", DOUT outputs R-1's output. |
| Clock Input | 34 | CLK | I | Clock input pin with neither pull-up nor pull-down resistor. Data of shift register is shifted from one stage to the next at the rising edge of clock. |
| Test Input | 36 | CHG | I | Test input pin with a pull-down resistor. Normally "L". If $\overline{\text{CL}}$ = "H" in this condition, the driver outputs "H" or "L" according to the corresponding latch output. If $\overline{\text{CL}}$ = "H", setting CHG to "H" enables the driver output to be fixed at "H" without respect to latch output. |

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit | Note |
|----------------------------|------------------|---|------------------------------|------|------|
| Logic Supply Voltage | V _{CC} | Applicable to logic supply voltage pin | -0.3 to +6.5 | V | 1 |
| Driver Supply Voltage | V _{HV} | Applicable to driver supply voltage pin | V _{CC} to 70 | V | 1, 2 |
| Input Voltage | V _{IN} | Applicable to all input pins | -0.3 to V _{CC} +0.3 | V | 1 |
| Data Output Voltage | V _{OD} | Applicable to data output pin | -0.3 to V _{CC} +0.3 | V | 1 |
| Driver Driving Frequency | f _{DRV} | Duty cycle 50% max | 0 to 15 | kHz | — |
| Power Dissipation | P _D | T _a ≤ 25°C | 860 | mW | — |
| Package Thermal Resistance | R _{j-a} | — | 145 | °C/W | 3 |
| Storage Temperature | T _{STG} | — | -55 to +150 | °C | — |

Notes: 1) Maximum Supply Voltage with respect to GND

2) Permanent damage may be caused if the voltage is supplied over the rating.

3) Package Thermal Resistance (between junction and atmosphere)

The junction temperature (T_j) given by the equation indicated below should not exceed 150°C.

$T_j = P \times R_{j-a} + T_a$ (P: Maximum power consumption)

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Min. | Max. | Unit | |
|----------------------------------|-----------------------|---|---------------|------|-------------|---|
| Logic Supply Voltage | V_{CC} | Applicable to logic supply voltage pin | 4.5 | 5.5 | V | |
| Driver Supply Voltage | V_{HV} | Applicable to driver supply voltage pin | 10 | 65 | V | |
| High Level Input Voltage | V_{IH} | Applicable to all input pins | $V_{CC}=4.5V$ | 3.6 | — | V |
| | | | $V_{CC}=5.5V$ | 4.4 | — | V |
| Low Level Input Voltage | V_{IL} | Applicable to all input pins | $V_{CC}=4.5V$ | — | 0.9 | V |
| | | | $V_{CC}=5.5V$ | — | 1.1 | V |
| High Level Driver Output Current | I_{OHVH} | Applicable to all driver output pins | — | -2 | mA | |
| Low Level Driver Output Current | I_{OHVL} | Applicable to all driver output pins | — | 2 | mA | |
| CLK Frequency | f_{ϕ} | See timing diagram | — | 4 | MHz | |
| CLK Pulse Width | t_{WCLK} | See timing diagram | 75 | — | ns | |
| Data in Setup Time | t_{DS} | See timing diagram | 50 | — | ns | |
| Data in Hold Time | t_{DH} | See timing diagram | 50 | — | ns | |
| LS Pulse Width | t_{WLS} | See timing diagram | 80 | — | ns | |
| CLK-LS Delay Time | t_{DCL} | See timing diagram | 50 | — | ns | |
| LS-CLK Delay Time | t_{DLC} | See timing diagram | 0 | — | ns | |
| LS-CHG Delay Time | t_{DLCHG} | See timing diagram | 0 | — | μs | |
| LS- \overline{CL} Delay Time | $t_{DL\overline{CL}}$ | See timing diagram | 0 | — | μs | |
| CHG Pulse Width | t_{WCHG} | See timing diagram | 2 | — | μs | |
| \overline{CL} Pulse Width | $t_{W\overline{CL}}$ | See timing diagram | 2 | — | μs | |
| Operating Temperature | T_{op} | — | -40 | 85 | $^{\circ}C$ | |

ELECTRICAL CHARACTERISTICS

DC Characteristics


(V_{CC}=5V±10%, V_{HV}=10V to 65V, T_a=-40°C to +85°C)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | |
|----------------------------------|-------------------|----------------------------------|--|--------------------|------|------|----|
| Logic Supply Current | I _{CC1} | No load V _{CC} =5.5V | All input: Low | — | 4.3 | 6.65 | mA |
| | I _{CC2} | | All input: High, All driver output: High, T _a =25°C | — | 0.5 | 1.0 | |
| Driver Supply Current | I _{HV1} | No load V _{CC} =5.5V | All driver output: Low | — | — | 1 | μA |
| | I _{HV2} | | All driver output: High, T _a =25°C | — | 2.45 | 3.8 | mA |
| High Level Input Voltage | V _{IH} | — | V _{CC} =4.5V | 3.15 | — | — | V |
| | | | V _{CC} =5.5V | 3.85 | — | — | V |
| Low Level Input Voltage | V _{IL} | — | V _{CC} =4.5V | — | — | 1.35 | V |
| | | | V _{CC} =5.5V | — | — | 1.65 | V |
| Input Leakage Current | I _{IN} | T _a =25°C | | — | — | ±1 | μA |
| Input Capacitance | C _{IN} | T _a =25°C | | — | 15 | — | pF |
| High Level Data Output Voltage | V _{ODH1} | I _O =-20μA | V _{CC} =4.5V | 4.2 | — | — | V |
| | | | V _{CC} =5.5V | 5.2 | — | — | V |
| Low Level Data Output Voltage | V _{ODL1} | I _O =20μA | V _{CC} =4.5V | — | — | 0.2 | V |
| | | | V _{CC} =5.5V | — | — | 0.2 | V |
| High Level Data Output Voltage | V _{ODH2} | I _O =-0.1mA | V _{CC} =4.5V | 3.5 | — | — | V |
| | | | V _{CC} =5.5V | 4.5 | — | — | V |
| Low Level Data Output Voltage | V _{ODL2} | I _O =0.1mA | V _{CC} =4.5V | — | — | 1.1 | V |
| | | | V _{CC} =5.5V | — | — | 1.1 | V |
| High Level Driver Output Voltage | V _{OHVH} | I _{OHV} =-2mA | | V _{HV} -3 | — | — | V |
| Low Level Driver Output Voltage | V _{OHVL} | I _{OHV} =2mA | | — | — | 3.0 | V |

AC Characteristics


(V_{CC}=5V, V_{HV}=65V, T_a=25°C)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
|--------------------------|------------------|-------------------------------------|------|------|------|------|
| CLK-DOUT Delay Time | t _{PD} | See timing diagram and test circuit | — | 100 | 150 | ns |
| Delay Time Low to High | t _{DLH} | See timing diagram and test circuit | — | 0.3 | 1 | μs |
| Transit Time Low to High | t _{TLH} | See timing diagram and test circuit | — | 3 | 5 | μs |
| Delay Time High to Low | t _{DHL} | See timing diagram and test circuit | — | 0.3 | 1 | μs |
| Transit Time High to Low | t _{THL} | See timing diagram and test circuit | — | 2 | 5 | μs |



TIMING DIAGRAM

Test circuit



FUNCTIONAL DESCRIPTION

Notes on Use

1. The MSC1163GS is designed as an anode driver of VFD.
The data applied to the data input pin is read into the shift register at the rising edge of the clock and shifted sequentially to the shift register synchronizing with the clock.
The shift register output drives the output driver, passing through the latch and the NOR circuit.
Setting the \overline{CL} pin to "L" makes all driver outputs go into "L". This function can be used for setting display blanking.
2. The contents of the shift register are undefined after power is turned on.
Therefore, two or more driver outputs may go into "H" at the same time after power-on.
To avoid this, take the following procedure:
 - 1) Turn on the power of the logic portion while holding the \overline{CL} pin to "L".
 - 2) Turn on the power of the driver portion.
 - 3) Apply a "L" level signal to the DIN pin and send clock pulses by the specified number of grids to reset ("L") the entire contents of the shift register.

Function Table


| CLK | R/\overline{L} | DIN | R-1 | R-2 | R-3 | R-4 | •••••••• | R-40 | DOUT |
|-----|------------------|-----|-----|-----|-----|-----|----------|------|------|
| | H | H | H | R1n | R2n | R3n | | R39n | R39n |
| | H | L | L | R1n | R2n | R3n | | R39n | R39n |
| | L | H | R2n | R3n | R4n | R5n | | H | R2n |
| | L | L | R2n | R3n | R4n | R5n | | L | R2n |

| \overline{CL} | CHG | LS | R.X | HVO.X |
|-----------------|-----|----|-----|-------|
| L | X | X | X | L |
| H | H | X | X | H |
| H | L | H | H | H |
| H | L | H | L | L |
| H | L | L | X | NC |

L : Low Level, H: High Level, X: Don't Care, NC: No Change

PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).